SU1615726A1 - Device for monitoring running of programs - Google Patents

Abstract

The invention relates to automation and computing and can be used in the construction of means of control and debugging software. The purpose of the invention is to increase the depth of control of the program. The goal is achieved by introducing two blocks of RAM, a register of feature codes, a register of feature values, a multiplexer, a group of loopback counters, two address counters, a control counter, a decoder, a group of elements And, a second element And, a group of elements OR, second, third and fourth element OR. The device allows you to control the trajectory of the program, as well as to identify the cause of the local loop. 2 Il.

Description

The invention relates to automation and computing and can be used in the construction of means of control and debugging software.

The purpose of the invention is to increase the depth of monitoring the progress of the program.

FIG. 1 shows a functional diagram of the proposed device; in fig. 2 is a timing diagram of the formation of clock pulses.

The device (Fig. 1) contains the first 1 and second 2 blocks of RAM, a register of feature codes, a register of 4 values of features, a multiplexer 5, a group of counters 6 of a loop, a first 1 address counter, a control counter 8, a second 9 address counter, a counter 10. Circles, decoder 11, group of elements AND 12, first 13 and second 14 elements AND, group of elements OR 15, second 16, fourth 17, third 1.8 and first 19 elements OR, input 20 of the code of the feature, input 21 of the value of the device feature, the second 22 clock input of the device, the first 23 and second 24 inputs of the formation addresses, first 25 and third 26 clock inputs of the device, input 27 of the initial installation of the device, first information output 28 of the device, first output 29 of the device address, second information output 30 of the device, second output 31 of the device address, third information output 32 of the device, second 33 and the first 34 outputs of a looping device.

The device operates in two modes: in the mode of monitoring the progress of the program and in the mode of displaying the results of the control.

The mode of monitoring the progress of the program. Before operation of the device, all memory elements are set to the initial (zero) state (the installation circuits to the initial state are not shown). After that, using the initial installation input 27, the installation of a group of locking-in counters and

WITH

ate h

YU

(

the 10 is a loopback. It is necessary for each of the counters to record a given setpoint so that the remaining capacity of the caterer determines the possible number of occurrences of the corresponding sign during program execution. The end of the pre-installation indicates the device’s readiness to monitor the progress of the program

During the execution of the monitored program, the appearance of the next feature is accompanied by a tag, in accordance with which the sync pulses TI, T2 and g 3 are formed (Fig. 2). In addition, an attribute code is supplied to the device input 20, and a characteristic value is supplied to the device input 21.

With the arrival of the clock pulse TI at the input 22 of the device, the i-code of the feature code is written to the register 3 of the acknowledged codes. ka Information (feature code) from the output of the register 3 of the feature code is fed to the information inputs of the first block 1 of the one-, ram storage, multiplexer 5 and decoder 11. In accordance with the obtained feature code, the output of the i-ro feature is supplied on the information input of the register 4 values of attributes. In addition, at the i-M output of the decoder 11 (corresponding to the feature code) a control signal is generated. This signal is allocated to the i-th element of AND from the group of elements AND 12, and also through the element OR 17 prepares for operation the element AND 13.

Next comes the input pulse 25 of the device 25. Thanks to it, writing into the first block 1 of the operating memory of the code of the feature from register 3 of the feature codes is carried out; through the open element AND 13, writing to the register 4 attribute values of the value of the attribute from multiplexer 5; increasing by one the number recorded in the i-th counter of the group of counters 6 of the loop (through the i-th element of the block 12 elements I, opened by the control signal from the 1st output of the decoder 11); increasing by one the number recorded in the control counter 8.

The operation of the device for fixing one feature of the program ends with the arrival of the third clock pulse TZ (to the input 26 of the device). With the arrival of rz, the next address (via the element OR 16) is formed in the first counter 7 of the address, and the element 14 is opened (polled). At the output of the element 14, a single signal is formed only in that case, in each of the n counters groups will be recorded at least one unit, i.e. at the exit of all n

elements of the OR 15 group will form a single signal.

Similarly, the processing of all signs of the program. However, with the arrival of every eighth clock pulse t2, the control counter 8 overflows. The overflow pulse received by the control memory of the second block 2 of the operational memory records the byte of the values of the signs from the register 4 register of the values of the signs to the second block 2 of the RAM, In addition, the trailing edge of the overflow pulse of the counter 8 controls through the OR element 18, in the second address counter 9, the address of the next byte of the attribute values is generated.

If by the time of arrival of the next pulse Tz in all n counters of group 6 will be recorded at least one unit (i.e., during the execution of the program all its sections are executed, all the signs appear), at the output of the And 14 element a single the signal that is recorded in the counter 10, as well as provides for the reduction of the contents of each of the group 6 counters per unit. During the monitoring of the program, it is possible to access the contents of all the loopback counters. This allows one to estimate to which sequence and how many times each of the symptoms appear during the execution of the program. The overflow of any of the n counters of the group indicates that the program section is looping, and the overflow of counter 10 - the program as a whole.

The end of the operation of the device is characterized by the end of the execution of the program. In the case of looping, it is envisaged that the program can be terminated by looping instructions generated on the first 34 and second 33 outputs of the device.

 Mode display results control. In this mode, using the first 23 and second 24 inputs of the address formation, it is possible to display the information contained in the first 1 and second 2 blocks of RAM. Since the codes of characters and their values are recorded sequentially, as they are formed in the program, the whole route of its execution can be followed. Increasing the monitoring depth of the program execution during debugging is done by implementing the ability to control the program execution trajectory, as well as by identifying the causes of local looping.

Claims (1)

Invention Formula A device for monitoring the progress of programs, containing a loopback counter, the first element AND, the first element OR, the output of which is the first output of the device jamming feature, the first clock input of the device connected to the first input of the first element AND, which differs from , in order to increase the depth of monitoring the progress of the program, the device additionally contains the first and second blocks of RAM, a register of feature codes, a register of feature values, a multiplexer, a group of spacing counters, the first and second the address counters, the control bustle, the decoder, the group of elements AND, the second element AND, the group of elements OR, the second, third and fourth elements OR, and the input of setting the device code of the device co. is connected to the information input of the register of the codes of the signs, the output of which is connected to the information input of the first RAM block, the multiplexer address input and the decoder input, the input parameter setting value of the device is connected to the multiplexer information input, the output of which is connected to the information input The trait of values of attributes, the first clock input of the device is connected to the read / write input of the first block of RAM, and the control inputs of the AND elements of the group, the outputs of which are connected to the summing inputs of the group's loop counter counters; the device input is connected to the first input of the second OR element and the gate input of the second element AND, the output of which is connected to the summing input of the loopback counter and the subtractive inputs with the group's loopbacks, the overflow outputs of the group's loopback counters are connected to the inputs of the first OR element — the first input of the device address is connected to the second input of the second OR element, the output of which is connected to the counting input of the first address counter, the second input of the device address formation is connected to the first input the third element OR, the output of which is connected to the counter input of the second address counter, the output of the first address counter, is the first output of the device address and is connected to the address input of the first RAM block whose output is The first information output of the device, the output of the second address counter is the second output of the address of the device and connected to the address input of the second RAM memory block, the output of which is the second information output of the device, the input of the initial installation of the device is connected to the synchronization and information inputs of the group return counter counters and the counter the loopbacks, the information outputs of which form the third information output of the device, the information outputs of the counters of the loop connection of the group are connected to the input The codes of the corresponding elements OR the groups whose outputs are connected to the group of information inputs of the second element I, the outputs of the decoder are connected to the information inputs of the elements AND group and the inputs of the fourth element OR, the output of which is connected to the second input of the first element AND, the output of the first element AND is connected to the counting input of the control counter and the synchronous input of the register of characteristic values, the output of which connected to the information input of the second memory unit; the overflow output of the control counter is connected to the second input of the third OR element and the read / write input of the second block operative memory.