SU1599848A1

SU1599848A1 - Device for compensating for reactive power

Info

Publication number: SU1599848A1
Application number: SU884464600A
Authority: SU
Inventors: Евгений Викторович Власов; Сергей Николаевич Едемский; Виктор Алфиевич Матигоров; Александр Викторович Никитин; Александр Иванович Черевко
Original assignee: Высшее техническое учебное заведение "СевмашВТУЗ"
Priority date: 1988-07-22
Filing date: 1988-07-22
Publication date: 1990-10-15

Abstract

Изобретение относитс к электротехнике и может быть использовано дл автоматического регулировани реактивной мощности в электрических системах. Цель изобретени - снижение энергопотреблени в цеп х управлени тиристорных ключей за счет сокращени длительности управл ющих импульсов тиристоров, осуществл ющих коммутацию тиристоров после максимального зар да конденсаторных батарей. Дл этого в устройство введено шесть формирователей управл ющих импульсов 8.1-8.6, первый управл ющий импульс которых имеет длительность 120° и который сформирован после прихода первого синхроимпульса с коммутаторов 2,1-2,3. Задним фронтом синхроимпульса происходит переключение Т-триггера 12 в единичное состо ние. При этом запрещаетс прохождение синхроимпульса через элемент 3И 13 и разрешено прохождение синхроимпульса через элемент 2И 10. Последовательное включение дифференцирующей цепи 14 и одновибратора 15 формирует короткие управл ющие импульсы, поступающие на первый вход логического элемента 2И 11, второй вход которого подключен к генератору импульсов 7. Управл ющие импульсы через выходной усилитель 16 поступают на управл ющий электрод тиристоров. 4 ил.The invention relates to electrical engineering and can be used to automatically regulate reactive power in electrical systems. The purpose of the invention is to reduce power consumption in the control circuits of the thyristor switches by reducing the duration of the thyristor control pulses, which switch the thyristors after the maximum charge of the capacitor batteries. To do this, six control pulse shapers 8.1–8.6 are entered into the device, the first control pulse of which has a duration of 120 ° and which is formed after the arrival of the first clock pulse from the switches 2.1–2.3. The falling edge of the sync pulse triggers T-flip-flop 12 to one state. In this case, the passage of a sync pulse through element 3 and 13 is prohibited and the passage of a sync pulse through element 2 and 10 is allowed. Sequential switching on the differentiating circuit 14 and the one-shot 15 generates short control pulses at the first input of logic element 2I 11, the second input of which is connected to the pulse generator 7. Control pulses through the output amplifier 16 are fed to the control electrode of the thyristors. 4 il.

Description

Вьа.1Via.1

ВыШ BtuZIHIGH BtuZI

вь//.г1 вых.ггv // g1 vyyyy

SbfitJ вылиSbfitJ howled

8ых.1 6м.и8x.1 6m.i

Af/JJAf / JJ

А//74A // 74

Bux.lBux.l

Bba.S.BBba.S.B

Bbff.klBbff.kl

вшМ2VSM2

ВьаЛЗVaalz

Ve.Ve.

VM VteVM Vte

(Put3(Put3

i i

Claims

Claim

A device for reactive power compensation, containing a section of capacitor banks, the capacitors of each of which are connected in a triangle and connected to the load node by means of a series connection10

1599848 ^{10 of the} fifth logical element 2I, the outputs of the null organs are connected respectively to the counting inputs of the D-flip-flops, the output of the switching unit of the capacitor banks is connected to the D-inputs of the D-flip-flops, the output of the first logical element 2I is connected to the first input of the first channel for generating control pulses and the outputs of the second, third, fourth, fifth and sixth logic elements 2I are connected respectively to the first counter-parallel thyristors connected to them, a three-phase synchronizing transformer connected to the pin I’ll give for connection to a three-phase supply network, three comparators, three zero-organs, a switching unit for capacitor banks, three D-flip-flops, six logic elements 2I, a pulse generator, distinguishing with, in order to reduce the power consumption in the thyristor control circuits keys due to the abbreviations of the second, third, fourth,

15 of the fifth and sixth channels for generating control pulses, while the first input of each channel for generating control pulses is connected to the first input of the seventh logical 20 of the 2I element, with the first input of the logical element of the ZI and with the first input of the eighth logical element 2I, you the course of the seventh logic element 2I is connected to the C-input of the T-flip-flop, the direct output of which is connected to the second duration of the control pulses on the control electrodes of the thyristors after they are first turned on at each switching condensate of a battery, six additional control pulse generation channels are introduced into the device 39, each of which contains a T-trigger, three 2I logic elements, a logic element of a ZI, a differentiating circuit, a single-shot, an output amplifier, comparators and null organs are connected to the secondary windings of the synchronizing transformer moreover, the inputs of the comparators and null organs are connected to the terminals for connection to the corresponding phases of the network, the direct output of the first comparator is connected to the first inputs of the first and second logical 2I, and its inverse output is connected to the first inputs of the third and fourth logical elements 2I, the direct output of the second comparator is connected to the second inputs of the fourth and fifth logical elements 2I, and its inverse output is connected to the second input of the second logical element 2I and to the first input of the sixth logic element 2I, the direct output of the third comparator is connected to the second inputs of the third and sixth logical elements 2I, and its inverse output is connected to the second input of the first logical element 2I and the first input is the input of the eighth logical element 2I, and the inverse output with the second input of the seventh logic element 211 and the second input of the logic element ZI, the output of the first D-trigger is connected to the second input of the first and second channels for generating control pulses, the output of the second D-trigger is connected to the second inputs of the third and fourth channels for generating control pulses, the output of the third D-trigger is connected to the second inputs of the fifth and sixth channels for generating control pulses, the second input of each channel for generating control pulses is connected to R- the input of the T-flip-flop and with the third input of the logic element ZI, the output of the eighth logic element 2I is connected to the input of the differentiating circuit, the output of which is connected to the input of the one-shot, the output of the single-vibrator is connected to the output of the logic element ZI and to the first input of the ninth logic element 2I, the second input of which connected to the pulse generator through the third input of each channel of the control pulse generator, the output of the ninth logic element 2and connected to the input of the pulse amplifier, the outputs of which are outputs control pulse generator and connected to the control electrodes of the corresponding thyris 1599848 • 11 tori, while the outputs of the first and second control pulse shapers are connected respectively to the control electrodes of the first and second thyristors., connected opposite to each other and in series with the capacitor bank to the terminals for connecting between phases A and B; the outputs of the third and fourth channels for the formation of control pulses of 10 pulses are connected to the control electrodes of the third and fourth thyristors turned on in parallel with the clamps for connecting between phases B and C, the outputs of the fifth and sixth shapers of control pulses are connected to the control electrodes of the fifth and sixth thyristors connected parallel to the terminals for connection between phases C and A.

FIG. 2