SU1441338A1 - Device for monitoring the performance of shapers of main color signals of television receivers - Google Patents

Abstract

This invention relates to instrumentation technology. The device contains a clock generator 1, a driver of 2 input signals, a driver of 3 gating pulses, a block of 5 modes and a switch 7. Introduction of switches 8 and 9, blocks 6.1 ... 6.3 latching, block 14 of sampling-storage, controlled by an attenuator 15, a comparator 16, the normalization unit 17, the sequential approximation register 18, the permanent storage units 19 and 23, the digital comparator 20, the operational storage unit 21 and the indicator 22 increase the speed of the device by automating the measurement process. 1 il. "

Description

Allow

four

th

O5 CO

oo

The invention relates to a measuring and measuring technique and can be used with an automated ontrol of electrical parameters from the transmitters of the main signals of television receivers.

The purpose of the invention is to increase speed by automating the measurement process. 10

The drawing shows the block diagram of the device.

The device contains a clock generator 1, a shaper of 2 input signals, a shaper of 3 strobing pulses, a counter 4, a block of 5 modes 5 three blocks 6.1, 6.2 and 6.3 latching, switches 7-9, terminals i О for connecting the signal inputs of the test object, terminal 11 for connecting the mode inputs of the control object, terminals 12 for connecting the synchronizing input of the control object, and three terminals 13.1, 13.2 and 13.3 for connecting the outputs of the control object, 25 block 14 sampling-storage, controlled attenuator 15, comparator 16, block 17 normalization, register 18 to Approximate approximation, the first permanent storage unit (ROM) 19, digital-30 comparator 20, the operational storage unit (RAM) 21, indicator 22, the second permanent storage unit (ROM) 23. Controlled for- maker 24 may represent 35 is a microcircuit. I.

The output of the clock generator 1 is connected to the second input of the counter 4, the inputs of the imaging device 2 input signals 40, the imaging device 3 gating pulses, the output of which is connected to terminal 12 for connecting the clock input, the output of the counter 4 is connected to the input of the ROM 23, whose output 45 connected to the inputs of the 6.1, 6.2, 6.3 blocks; atsia, the input of the 5 modes block, the inputs of the switches 7, 8 and 9, the second input of the sample-storage block 14, the second input jQ house of the normalization block 17, the second input of the sequential approximation register 18, input ROM 19, the second input m RAM 21, whose output is connected to the indicator 22, and the input first. with the output of the digital switch 20, the second input of which is connected to the ROM 19, and the first to the second input of the controlled attenuator 15 and the outputs of the sequential approximation register 18, the first input of which is connected to the output of the comparator 18, the second input of which is connected to the output of the normalization unit 17, and the first input - with the output of the controlled attenuator 15, the first input of which is connected to the output of the sample-storage unit 14, the first input of which is connected to the first output of the switch 7, the second output of the switch 7 is connected to the first input of the unit 17 first, second and third inputs of the switch 7 are connected respectively to the codes of blocks 6.1, 6.2 and fixing, the first inputs of which are connected respectively to terminals 13.1, 13 and 13.3 for connecting the outputs of the driver to the primary colors, the output of the driver 2 input signals are connected with the first input of the switch 9, the output of which is connected to terminal 10 for connecting the signal inputs of the primary color signal generator and the first input of the switch B, the output of which is connected to the fourth input of the switch 7, the first input of the counter 4 s one with terminal for connection enable signal.

The device works as follows.

A program for monitoring the parameters of the signal shapers of the primary colors of television receivers (hereinafter referred to as shapers), including control signals, the device blocks, is recorded into a read-only memory (ROM) 23. The ROM 19 records the digital codes corresponding to the limits of the monitored parameters. Controller 24 is connected to terminals 10-13. The clock generator 1 generates a pulse signal of the reference frequency, fed to the shaper 2 of the input signal and shaper 3 of the gating pulses, which generate the pulse signals with the required amplitude-. mi and time-frequency characteristics.

Upon arrival from the external device (not shown) of the enable signal, counter 4, whose triggers were in the zero state, starts counting pulses from the clock generator 1 -. At the outputs of the counter 4 and address connected with them

The inputs of the ROM 25 form a sequence of binary numbers corresponding to the row O, 1, 2,. ,, n, where n is the number of cycles of the control program. In accordance with the code, block control signals are generated at the address inputs at the outputs of the ROM 23. These devices ensure their synchronous operation. The readout rate of the information of the ROM 23, determined by the frequency of the clock generator, is chosen such that it allows to obtain, at its outputs, control signals of the shortest required duration.

The block of 5 modes on command of the ROM 25 sets the required measurement mode. The signal from the generator 3 strobe pulses through terminal 12 enters the synchronization input of the generator 24. The switch 9 sends, on command of the ROM 23, the signal from the driver 2 input signals to one of the signal inputs of the 1 O generator 24. The same input is connected via the switch 8 to the fourth input of the switch is 7 ..

At outputs 3 of the driver 24, a response to an input signal appears - a pulse signal against the background of the DC component, which is fed through latching blocks 6.1, 6.2 and 6.3 to the inputs of the switch 7. In latch blocks, a useful signal is allocated, i.e. the base of pulses combined with zero. The operation of latch 6.1, 6. and 6.3 controls the signals of ROM 23. I

Ko; according to the command of the ROM 23, the mutator 7 selects two signals from the signals arriving at its inputs, the ratio of which must be monitored, and connects the expected larger one to the input of sample-storage unit 14, and the expected smaller through block 17 to normalize it to the input of comparator 16. Block 14 sample-store remembers everything. pulse width and is transferred to the storage mode by a signal from ROM 23. In the case of monitoring the ratio of signals corresponding to different operating modes of the driver 24, after transferring the sample-storage unit 14 to the storage mode, the ROM 23 command changes the mode and a new signal from terminal 13 through blocks 6.1, 6.2. and 6.3 fixings, first commun.

tator 7 and block

7 normalization is fed to the input of the comparator 16,

Thus, information on the input signal sweep or signal sweep at the outputs of the imaging unit 24 before the mode change can be recorded in the sample-storage unit 14. At the input of the commaparator 16 can be

10 are alternately fed through the block 17 of normalization, the input signal, the output signals before the mode change, and the output signals after the mode change. In order to reduce the error in controlling small relations, the normalization block 17, at the command of the ROM 23, amplifies the signal.

The signal from the output of the sample-storage block 14 is fed to the second input of the comparator 16 through a controlled

20 attenuator 15, the transmission coefficient of which depends on the code on its digital inputs and is equal to

f I,

K, SC A f- (

 )

where m is the number of links controlled

attenuator 15;

A is the code on its digital inputs connected to the outputs of register 18 of sequential approximation.

By the command of the ROM 23, the I8 sequential approximation register together with the controlled attenuator 15 and the comparator 16 performs weighted signals arriving at the input of the controlled attenuator 15 and the first input of the comparator 16. The collection of these nodes works similarly to the analog-to-code converter, which works by the method of successive approximation.

After m ticks, the signals at the inputs of the comparators are compared (with an error determined mainly by the number of links of the controlled attenuator 15), and at the outputs of register 18 of the sequential: approximation, a digital code corresponding to the ratio of the monitored signals is generated, which is fed to the digital inputs comparator 20

The result of comparing this code with the code arriving from the ROM 19 and the corresponding limit value of the signal ratio is formed at the output of the digital comparator 20, is stuck in the RAM 21 and is indicated on the indicator 22. At this cycle

The ratio of the selected signals is complete. At the command of the ROM 23, the monitoring of the ratio of other signals begins similarly.

Claims (1)

The duration of the control cycle of the ratio of two signals is equal to the sum of the signal sampling time by the storage sampling unit 14, the minimum value of which is equal to one period of the input signal, and the operating time of the sequential approximation register 18 which is equal to the product of the input signal period by the number of bits of the controlled attenuator 1 5. Formula the invention A device for controlling signal pickups of primary colors of television receivers, containing a first switch, three terminals for connecting the outputs of control objects, a clock generator, the output of which is connected to the inputs of the generator of stitching pulses and the driver of input signals, the mode block, the outputs of which are connected to terminals for connecting the mode inputs of the control object, the output of the gating pulse generator is connected to the terminal for connecting the control object input, the output of the controller input signals are connected to the first input of the first switch, the output of which is connected to the terminals for connecting the signal inputs of the control object, so that, in order to improve performance, the second and third switches, a sample-storage unit, a normalization unit, are included in it, comparator, sequential approximation register, controlled attenuator, digital comparator, random access memory, indicator, first and second permanent memory blocks, counter and three fixation blocks, the first inputs of which are connected Nena with terminals for a ten 15 20  - - 25 4413386 the keys of the outputs of the control object, and the outputs, respectively, with the first, second and third inputs of the second com; the mutator, the fourth input of which is connected to the output of the third switch, the first input of which is connected by terminals for connecting the signal inputs of the control object, the first output of the second switch connected to the first input of the sampling-storage unit, the output of which is connected to the first input of the controlled attenuator, the second input of which is connected with the output of the serial approximation register and the first input of the digital comparator, the second. input of which is connected to the output of the first permanent storage unit, and the output of the digital omparator - with the first input of the operational storage unit, the output of which is connected to the indicator input, the first input of the sequential approximation register is connected to the output of the comparator, the first input of which is connected to the output of the controlled attenuator, and the second input - with the output of the normalization unit, the first input of which is connected to the second output of the second switch, the counter output is connected to the input of the second permanent storage unit, the output of which is connected to the second input of the first switch, the input of the mode, second E inputs fixing blocks fifth input of the second switch vtorm input of the third switch vtorm input unit normalization, a second 40 by the input of the sampling-storage unit, the second input of the serial approximation register, the input of the first permanent storage unit, the second input of the operative storage unit, the first input of the counter is connected to the terminal for connecting the enable signal, and the second input - to the clock generator output. thirty 45