[go: up one dir, main page]

SE0004913D0 - processor - Google Patents

processor

Info

Publication number
SE0004913D0
SE0004913D0 SE0004913A SE0004913A SE0004913D0 SE 0004913 D0 SE0004913 D0 SE 0004913D0 SE 0004913 A SE0004913 A SE 0004913A SE 0004913 A SE0004913 A SE 0004913A SE 0004913 D0 SE0004913 D0 SE 0004913D0
Authority
SE
Sweden
Prior art keywords
processor
value
speculated
speculation
failed
Prior art date
Application number
SE0004913A
Other languages
Swedish (sv)
Inventor
Magnus Carlsson
Joachim Stroembergson
Jonas Vasell
Original Assignee
Ericsson Telefon Ab L M
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ericsson Telefon Ab L M filed Critical Ericsson Telefon Ab L M
Priority to SE0004913A priority Critical patent/SE0004913D0/en
Publication of SE0004913D0 publication Critical patent/SE0004913D0/en
Priority to PCT/SE2001/002912 priority patent/WO2002054229A1/en

Links

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Retry When Errors Occur (AREA)
  • Advance Control (AREA)

Abstract

The present invention pertains to a super-scalar processor (1.1) and is intended to make execution of instructions in processor (1.1) more efficient. Processor (1.1) contains a state machine (21) that speculates values of variables. State machine (21) also determines, for each of the speculated values, if there is a first instruction that is dependent upon the specualted value. Processor (1.1) also determines if the speculation of a value has failed and restarts execution from a specified instruction in response to the detection of an incorrectly speculated value. If this is the case, processor (1.1) restarts from the specified instruction that is first affected by the speculated value for which speculation has failed.
SE0004913A 2000-12-29 2000-12-29 processor SE0004913D0 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
SE0004913A SE0004913D0 (en) 2000-12-29 2000-12-29 processor
PCT/SE2001/002912 WO2002054229A1 (en) 2000-12-29 2001-12-27 Processor architecture for speculated values

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE0004913A SE0004913D0 (en) 2000-12-29 2000-12-29 processor

Publications (1)

Publication Number Publication Date
SE0004913D0 true SE0004913D0 (en) 2000-12-29

Family

ID=20282488

Family Applications (1)

Application Number Title Priority Date Filing Date
SE0004913A SE0004913D0 (en) 2000-12-29 2000-12-29 processor

Country Status (2)

Country Link
SE (1) SE0004913D0 (en)
WO (1) WO2002054229A1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20230126908A1 (en) * 2021-10-27 2023-04-27 International Business Machines Corporation Protection against executing injected malicious code

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5966544A (en) * 1996-11-13 1999-10-12 Intel Corporation Data speculatable processor having reply architecture
US5781752A (en) * 1996-12-26 1998-07-14 Wisconsin Alumni Research Foundation Table based data speculation circuit for parallel processing computer
US6205542B1 (en) * 1997-12-24 2001-03-20 Intel Corporation Processor pipeline including replay

Also Published As

Publication number Publication date
WO2002054229A1 (en) 2002-07-11

Similar Documents

Publication Publication Date Title
DE60044300D1 (en) DATA PROCESSOR
KR910012910A (en) Low power semiconductor integrated circuit device and microprocessor
GB2377795A (en) Isolated instructions for isolated execution
FR2787900B1 (en) INTELLIGENT INTEGRATED CIRCUIT
WO2007021704A3 (en) Application acceleration using heterogeneous processors
HK1088417A1 (en) Processing architecture having passive threads and active semaphores
MY134441A (en) System for invoking a privilieged function in a device
WO2002086699A3 (en) Microprocessor for executing byte compiled java code
GB2413878B (en) Instructions to assist the processing of a cipher message
TW200500944A (en) Apparatus and method for managing a processor pipeline in response to exceptions
EP1372064A3 (en) Processor and program conversion method
WO2005048010A3 (en) Method and system for minimizing thread switching overheads and memory usage in multithreaded processing using floating threads
GB2427492A (en) Method and apparatus for dynamically adjusting the aggressiveness of an execute-ahead processor
WO2004086220A3 (en) Controlled execution of a program used for a virtual machine on a portable data carrier
US20040168047A1 (en) Processor and compiler for creating program for the processor
WO2005038646A3 (en) Selectively deferring the execution of instructions with unresolved data dependencies
SE0102564D0 (en) Arrangement and method in computor system
DE60217104D1 (en) EXPANDABLE COMMAND SYSTEM
MX2008000623A (en) System and method of controlling multiple program threads within a multithreaded processor.
ATE542577T1 (en) CONTROL OF MULTIPLE DEVICES
DE60239832D1 (en) USER PRIORITY MODE
SE0004913D0 (en) processor
JP2004280801A (en) Processor and compiler apparatus for generating program for the processor
EP1093053A3 (en) Processor system with coprocessor
EP1197857A3 (en) Method of controlling a computer