[go: up one dir, main page]

NL7907455A - Digitale signaalverwerkingsinrichting. - Google Patents

Digitale signaalverwerkingsinrichting. Download PDF

Info

Publication number
NL7907455A
NL7907455A NL7907455A NL7907455A NL7907455A NL 7907455 A NL7907455 A NL 7907455A NL 7907455 A NL7907455 A NL 7907455A NL 7907455 A NL7907455 A NL 7907455A NL 7907455 A NL7907455 A NL 7907455A
Authority
NL
Netherlands
Prior art keywords
data
program
ram
rom
address
Prior art date
Application number
NL7907455A
Other languages
English (en)
Dutch (nl)
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP13222478A external-priority patent/JPS6053333B2/ja
Priority claimed from JP53133438A external-priority patent/JPS5824808B2/ja
Priority claimed from JP53133878A external-priority patent/JPS5847054B2/ja
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Publication of NL7907455A publication Critical patent/NL7907455A/nl

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G06F7/5443—Sum of products

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Data Mining & Analysis (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Computational Mathematics (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Databases & Information Systems (AREA)
  • Software Systems (AREA)
  • Algebra (AREA)
  • Computing Systems (AREA)
  • Complex Calculations (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
NL7907455A 1978-10-27 1979-10-09 Digitale signaalverwerkingsinrichting. NL7907455A (nl)

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
JP13222478A JPS6053333B2 (ja) 1978-10-27 1978-10-27 マイクロプログラム制御デ−タ処理装置
JP13222478 1978-10-27
JP13343878 1978-10-30
JP53133438A JPS5824808B2 (ja) 1978-10-30 1978-10-30 マイクロプログラム制御デ−タ処理装置の初期起動処理方式
JP13387878 1978-10-31
JP53133878A JPS5847054B2 (ja) 1978-10-31 1978-10-31 デジタル信号処理用デ−タ処理装置

Publications (1)

Publication Number Publication Date
NL7907455A true NL7907455A (nl) 1980-04-29

Family

ID=27316458

Family Applications (1)

Application Number Title Priority Date Filing Date
NL7907455A NL7907455A (nl) 1978-10-27 1979-10-09 Digitale signaalverwerkingsinrichting.

Country Status (8)

Country Link
AU (1) AU513819B2 (sv)
CA (1) CA1127315A (sv)
DE (1) DE2943384A1 (sv)
ES (1) ES485422A1 (sv)
FR (1) FR2440029B1 (sv)
GB (1) GB2033624B (sv)
NL (1) NL7907455A (sv)
SE (1) SE452072B (sv)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5858653A (ja) * 1981-10-02 1983-04-07 Hitachi Ltd デ−タ処理装置
JPH0770961B2 (ja) * 1988-08-12 1995-07-31 日本電気株式会社 マイクロコンピュータ
JP3005987B2 (ja) * 1989-02-28 2000-02-07 ソニー株式会社 デジタル信号処理装置
JP2592979B2 (ja) * 1990-04-25 1997-03-19 株式会社東芝 信号処理用集積回路装置
EP0525214B1 (de) * 1991-06-28 1995-04-26 Siemens Aktiengesellschaft Verfahren zum Betreiben eines Automatisierungsgeräts

Also Published As

Publication number Publication date
FR2440029A1 (fr) 1980-05-23
CA1127315A (en) 1982-07-06
DE2943384A1 (de) 1980-04-30
GB2033624A (en) 1980-05-21
ES485422A1 (es) 1980-05-16
FR2440029B1 (fr) 1987-02-20
AU513819B2 (en) 1981-01-08
GB2033624B (en) 1983-02-16
SE452072B (sv) 1987-11-09
AU5217679A (en) 1980-05-22
SE7908354L (sv) 1980-04-28

Similar Documents

Publication Publication Date Title
JP3609513B2 (ja) マイクロプロセッサ
RU2147378C1 (ru) Специализированный процессор
KR910000363B1 (ko) 단일 칩 프로세서
NL7907455A (nl) Digitale signaalverwerkingsinrichting.
Hartenstein et al. A novel paradigm of parallel computation and its use to implement simple high performance hardware
Hartenstein et al. A reconfigurable data-driven ALU for Xputers
JPS6312231U (sv)
US5649174A (en) Microprocessor with instruction-cycle versus clock-frequency mode selection
RU2006117642A (ru) Способ и устройство для обработки операндов в процессоре
JPH04503720A (ja) デジタル信号処理装置のフレキシブル制御装置及び方法
US5657482A (en) Automatic clock speed sensing system for determining the number of states needed for a time-dependent operation by sensing clock frequency
KR830000747B1 (ko) 디지탈 신호처리 장치
JPH11120210A (ja) 再構成可能な回路の設計装置、及び再構成可能な回路装置
JPS5847054B2 (ja) デジタル信号処理用デ−タ処理装置
JP2002245025A (ja) データ駆動型情報処理装置
JPH11194849A (ja) データ処理方法および装置、情報記憶媒体
EP1408418A2 (en) Digital signal processor
EP0671683A1 (en) Improved circuit arrangement of data processing system
JPH0667875A (ja) 時分割の信号プロセッサ
JP2504974B2 (ja) シ−ケンサの高速演算処理方式
JP2000222010A (ja) シーケンス制御用マイクロコントローラ
JP2004040256A (ja) 無線信号処理装置および信号処理方法
CN100373770C (zh) 一种任意分频器及其实现方法
Siegmund et al. A method for interface customization of soft IP cores
JPH03166841A (ja) 同期化回路

Legal Events

Date Code Title Description
A1A A request for search or an international-type search has been filed
BB A search report has been drawn up
BC A request for examination has been filed
A85 Still pending on 85-01-01
BV The patent application has lapsed