[go: up one dir, main page]

KR970072714A - Analog / digital conversion circuit - Google Patents

Analog / digital conversion circuit Download PDF

Info

Publication number
KR970072714A
KR970072714A KR1019960012272A KR19960012272A KR970072714A KR 970072714 A KR970072714 A KR 970072714A KR 1019960012272 A KR1019960012272 A KR 1019960012272A KR 19960012272 A KR19960012272 A KR 19960012272A KR 970072714 A KR970072714 A KR 970072714A
Authority
KR
South Korea
Prior art keywords
reference voltage
analog
comparison means
scan
microcomputer
Prior art date
Application number
KR1019960012272A
Other languages
Korean (ko)
Inventor
김태우
Original Assignee
구자홍
Lg 전자주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 구자홍, Lg 전자주식회사 filed Critical 구자홍
Priority to KR1019960012272A priority Critical patent/KR970072714A/en
Publication of KR970072714A publication Critical patent/KR970072714A/en

Links

Landscapes

  • Analogue/Digital Conversion (AREA)

Abstract

본 발명은 아날로그/디지탈 변환회로에 관한 것으로, 종래에는 회로구성이 복잡하고 아날로그 입력포트가 없는 칩은 아날로그/디지탈 입력을 받지 못하는 단점이 있었다. 이에 따라 본 발명은, 기준전압(스캔)과 아날로그 입력신호(스캔)를 비교하는 비교수단과; 그 비교수단의 기준전압(스캔)을 분해능에 의거한 가짓수만큼 차례로 변경시키기 위해 펄스폭번조(PWM) 데이터를 일정시간씩 반복 출력함과 아울러 상기 비교수단의 출력신호가 반전되는 시점의 출력데이터를 아날로그 입력값으로 인식하는 마이컴과; 그 마이컴의 펄스폭변조 데이터신호를 콘덴서를 통해 평활시켜 상기한 비교수단의 기준전압(스캔)으로 인가하는 기준전압 발생수단으로 구성함으로써, 부품 수를 줄이고 칩의 포트 수를 줄여 구성이 간단해지고 아날로그 입력포트가 없는 칩에서도 아날로그/디지탈 변환 입력이 가능해진다.The present invention relates to an analog / digital conversion circuit, and conventionally, a circuit having a complicated circuit configuration and having no analog input port has a disadvantage in that analog / digital input is not received. Accordingly, the present invention provides an image processing apparatus comprising comparison means for comparing a reference voltage (scan) with an analog input signal (scan); (PWM) data is repeatedly output at predetermined time intervals in order to sequentially change the reference voltage (scan) of the comparison means in accordance with the resolution, and the output data at the time when the output signal of the comparison means is inverted A microcomputer for recognizing the input value as an analog input value; And a reference voltage generating means for smoothing the pulse width modulated data signal of the microcomputer through a capacitor and applying the reference voltage to the reference voltage (scan) of the comparing means. Analog / digital conversion input becomes possible even on a chip without an input port.

Description

아날로그/디지탈 변환회로Analog / digital conversion circuit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is a trivial issue, I did not include the contents of the text.

제4도는 본 발명에 의한 아날로그/디지탈 변환회로도.FIG. 4 is an analog / digital conversion circuit diagram according to the present invention; FIG.

Claims (2)

기준전압과 아날로그 입력신호를 비교하는 비교수단과; 그 비교수단의 기준전압을 분해능에 의거한 가짓수만큼 차례로 변경시키기 위해 펄스폭변조 데이터를 일정시간씩 반복 출력함과 아울러 상기 비교수단의 출력신호가 반전되는 시점의 출력데이터를 아날로그 입력값으로 인식하는 마이컴과; 그 마이컴의 펄스폭변조 데이터신호를 콘덴서를 통해 평활시켜 상기한 비교수단의 기준전압으로 인가하는 기준전압 발생수단;으로 구성된 것을 특징으로 하는 아날로그/디지탈 변환회로.Comparison means for comparing the reference voltage with an analog input signal; The pulse width modulation data is repeatedly output at predetermined time intervals in order to sequentially change the reference voltage of the comparison means based on the resolution, and the output data at the time when the output signal of the comparison means is inverted is recognized as an analog input value A microcomputer; And a reference voltage generating means for smoothing the pulse width modulation data signal of the microcomputer through a capacitor and applying the same to a reference voltage of the comparing means. 제1항에 있어서, 상기한 마이컴은 임의의 주파수인 펄스폭변조 데이터를 일정시간 출력하면서 그 일정시간중 초기 및 말기의 소정시간 동안은 무시하도록 이루어진 것을 특징으로 하는 아날로그/디지탈 변환회로.The analog / digital conversion circuit as claimed in claim 1, wherein the microcomputer outputs pulse width modulation data having a predetermined frequency for a predetermined period of time and ignores the predetermined period of time during a predetermined period of time. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: It is disclosed by the contents of the first application.
KR1019960012272A 1996-04-22 1996-04-22 Analog / digital conversion circuit KR970072714A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019960012272A KR970072714A (en) 1996-04-22 1996-04-22 Analog / digital conversion circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019960012272A KR970072714A (en) 1996-04-22 1996-04-22 Analog / digital conversion circuit

Publications (1)

Publication Number Publication Date
KR970072714A true KR970072714A (en) 1997-11-07

Family

ID=66216725

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019960012272A KR970072714A (en) 1996-04-22 1996-04-22 Analog / digital conversion circuit

Country Status (1)

Country Link
KR (1) KR970072714A (en)

Similar Documents

Publication Publication Date Title
KR900011144A (en) Duty control circuit
KR880005746A (en) Semiconductor integrated circuit
KR840004333A (en) Analog digital inverter
KR880000880A (en) Comparator
KR880004680A (en) Image quality correction circuit
KR920019080A (en) Voltage / pulse width conversion circuit
KR970072714A (en) Analog / digital conversion circuit
KR910001368A (en) Driving state detection device of vehicle
KR920014271A (en) Burst Phase Detection Circuit
KR910013667A (en) AC signal generator
KR840004630A (en) Digital generation method and apparatus of three-phase pulse width modulation waveform for variable speed control of induction motor
US6191639B1 (en) Gating circuit for analog values
KR860000779A (en) Color signal processing device
KR930017292A (en) Signal processing circuit
KR940010538A (en) Sine wave generator using up / down counter
KR940004957A (en) Pulse Width Modulation Generator
KR970055364A (en) Digitally Controlled Multi-Frequency Generator
KR970078527A (en) Voice multi-signal processing device
KR870007588A (en) Emergency reset circuit of semiconductor laser driver
SU663098A1 (en) Amplitude modulator with digital control
SU1161961A1 (en) Multiplying device
KR890016746A (en) Oscillator Synchronization Circuit
RU96117920A (en) COMPARATIVE DEVICE
KR970013639A (en) Carrier Leakage Removal Device of Frequency Converter
KR890013883A (en) Tuner Automatic Frequency Control (AFC) Circuit

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19960422

PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 19960422

Comment text: Request for Examination of Application

PG1501 Laying open of application
E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 19981027

Patent event code: PE09021S01D

E601 Decision to refuse application
PE0601 Decision on rejection of patent

Patent event date: 19990322

Comment text: Decision to Refuse Application

Patent event code: PE06012S01D

Patent event date: 19981027

Comment text: Notification of reason for refusal

Patent event code: PE06011S01I