KR970072668A - Pulse generator - Google Patents
Pulse generator Download PDFInfo
- Publication number
- KR970072668A KR970072668A KR1019960010142A KR19960010142A KR970072668A KR 970072668 A KR970072668 A KR 970072668A KR 1019960010142 A KR1019960010142 A KR 1019960010142A KR 19960010142 A KR19960010142 A KR 19960010142A KR 970072668 A KR970072668 A KR 970072668A
- Authority
- KR
- South Korea
- Prior art keywords
- pulse generator
- input signal
- pulse
- signal
- delay means
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
- 230000003111 delayed effect Effects 0.000 claims abstract 2
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Pulse Circuits (AREA)
- Manipulation Of Pulses (AREA)
Abstract
본 발명은 펄스발생기에 관한 것으로서, 입력신호를 소정 시간 지연시키는 지연수단과, 상기 입력신호와 상기 지연수단에 의해 입력신호가 소정 시간 지연된 신호가 로직이 반대일 때 ‘하이’상태의 펄스를 가지는 신호를 출력하는 부논리합소자를 포함한다. 따라서, 입력 신호의 폭에 무관하게 정확한 폭을 갖는 펄스를 발생할 수 있는 것이다.The present invention relates to a pulse generator, and more particularly, to a pulse generator having delay means for delaying an input signal for a predetermined time, and pulse generating means for generating a pulse having a high state when a signal whose input signal is delayed by a predetermined time by the input signal and the delay means is logic- And outputs a signal. Therefore, a pulse having an accurate width regardless of the width of the input signal can be generated.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is a trivial issue, I did not include the contents of the text.
제3도는 본 발명에 따른 펄스발생기의 회로도, 제4도는 제3도의 동작 파형도.FIG. 3 is a circuit diagram of a pulse generator according to the present invention, and FIG. 4 is an operation waveform diagram of FIG.
Claims (3)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1019960010142A KR970072668A (en) | 1996-04-04 | 1996-04-04 | Pulse generator |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1019960010142A KR970072668A (en) | 1996-04-04 | 1996-04-04 | Pulse generator |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| KR970072668A true KR970072668A (en) | 1997-11-07 |
Family
ID=66222541
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1019960010142A Withdrawn KR970072668A (en) | 1996-04-04 | 1996-04-04 | Pulse generator |
Country Status (1)
| Country | Link |
|---|---|
| KR (1) | KR970072668A (en) |
-
1996
- 1996-04-04 KR KR1019960010142A patent/KR970072668A/en not_active Withdrawn
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR950022077A (en) | Clock Generators and Phase Comparators for Use with These Clock Generators | |
| KR880005746A (en) | Semiconductor integrated circuit | |
| KR900005694A (en) | Pulse generation circuit of predetermined pulse width according to trigger signal | |
| KR940016816A (en) | Semiconductor integrated circuit device | |
| KR970076814A (en) | Pulse generation circuit with address transition detection circuit | |
| KR970072668A (en) | Pulse generator | |
| KR960005607A (en) | Synchronous Latch Circuit | |
| KR960027338A (en) | Arm Short Protection | |
| KR0141711B1 (en) | Raising / lowing edge detection device | |
| KR0137522B1 (en) | Pulse generator having the variable delay element | |
| KR920017354A (en) | Pulse generator with edge detection | |
| KR930022729A (en) | 2 times operating frequency regeneration circuit | |
| KR970013725A (en) | Glitch Rejection Circuit Using Time Delay | |
| KR940003188A (en) | Synchronous Counter Circuit | |
| KR930020250A (en) | Clock inverter | |
| KR970067359A (en) | The address transition detection circuit | |
| KR100192977B1 (en) | Waveform generation circuit | |
| KR970067360A (en) | The address transition detection circuit | |
| KR950015997A (en) | Address input buffer circuit | |
| KR970077954A (en) | High Speed Variable Oscillation Method and Circuit | |
| KR980006847A (en) | Monostable Multivibrator | |
| KR970066799A (en) | Reset signal filtering circuit | |
| KR960032883A (en) | Automatic muting generation circuit | |
| KR970072671A (en) | Pulse negative retarder | |
| KR19990050431A (en) | 5-division circuit with duty ratio of output waveform 1: 1 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PA0109 | Patent application |
Patent event code: PA01091R01D Comment text: Patent Application Patent event date: 19960404 |
|
| PG1501 | Laying open of application | ||
| PC1203 | Withdrawal of no request for examination | ||
| WITN | Application deemed withdrawn, e.g. because no request for examination was filed or no examination fee was paid |