KR970072098A - METHOD FOR FORMING METAL WIRING OF SEMICONDUCTOR - Google Patents
METHOD FOR FORMING METAL WIRING OF SEMICONDUCTOR Download PDFInfo
- Publication number
- KR970072098A KR970072098A KR1019960012732A KR19960012732A KR970072098A KR 970072098 A KR970072098 A KR 970072098A KR 1019960012732 A KR1019960012732 A KR 1019960012732A KR 19960012732 A KR19960012732 A KR 19960012732A KR 970072098 A KR970072098 A KR 970072098A
- Authority
- KR
- South Korea
- Prior art keywords
- trench
- forming
- metal wiring
- semiconductor
- metal
- Prior art date
Links
Landscapes
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
본 발명은 반도체 소자의 제조방법에 있어서, 열처리 공정시 발생되는 힐락 현상을 방지하여, 소자의 신뢰성 및 제조 수율을 향상시킬 수 있는 반도체 소자의 금속배선 형성 방법에 관한 것으로, 반도체 기판 상에 절연막을 형성하는 단계; 상기 절연막의 소정 부위에 소정 깊이의 트렌치를 형성하는 단계; 상기 트렌치에 금속을 매립한 후 금속배선층을 형성하는 단계를 포함하는 것을 특징으로 한다.The present invention relates to a method for forming a metal wiring of a semiconductor device, which can improve the reliability and manufacturing yield of the device by preventing a helix phenomenon occurring in a heat treatment process, ; Forming a trench having a predetermined depth on a predetermined portion of the insulating film; And filling the trench with a metal to form a metal interconnection layer.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is a trivial issue, I did not include the contents of the text.
제2도(가) 내지 (다)는 본 발명의 일 실시예에 따른 반도체 소자의 금속배선 형성 방법을 나타낸 도면.FIGS. 2 (a) to 2 (c) illustrate a method of forming a metal wiring of a semiconductor device according to an embodiment of the present invention; FIG.
Claims (2)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019960012732A KR970072098A (en) | 1996-04-24 | 1996-04-24 | METHOD FOR FORMING METAL WIRING OF SEMICONDUCTOR |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019960012732A KR970072098A (en) | 1996-04-24 | 1996-04-24 | METHOD FOR FORMING METAL WIRING OF SEMICONDUCTOR |
Publications (1)
Publication Number | Publication Date |
---|---|
KR970072098A true KR970072098A (en) | 1997-11-07 |
Family
ID=66216534
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019960012732A KR970072098A (en) | 1996-04-24 | 1996-04-24 | METHOD FOR FORMING METAL WIRING OF SEMICONDUCTOR |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR970072098A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR19990062214A (en) * | 1997-12-31 | 1999-07-26 | 김영환 | Metal wiring formation method of semiconductor device |
KR100635872B1 (en) * | 2000-12-28 | 2006-10-18 | 매그나칩 반도체 유한회사 | Metal wiring formation method of semiconductor device |
-
1996
- 1996-04-24 KR KR1019960012732A patent/KR970072098A/en not_active Application Discontinuation
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR19990062214A (en) * | 1997-12-31 | 1999-07-26 | 김영환 | Metal wiring formation method of semiconductor device |
KR100635872B1 (en) * | 2000-12-28 | 2006-10-18 | 매그나칩 반도체 유한회사 | Metal wiring formation method of semiconductor device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR950034678A (en) | A method for forming a conductive connection in an integrated circuit and a conductive member in the circuit | |
KR970023743A (en) | Method for manufacturing semiconductor device | |
KR950021526A (en) | Semiconductor device and manufacturing method thereof | |
KR930011279A (en) | Conductive layer connection structure of semiconductor device and manufacturing method thereof | |
KR970072098A (en) | METHOD FOR FORMING METAL WIRING OF SEMICONDUCTOR | |
KR970008418A (en) | A semiconductor device including a protection layer for protecting a via hole from etching | |
KR970072319A (en) | Method for forming interlayer insulating film of semiconductor device | |
KR960039285A (en) | Semiconductor device manufacturing method | |
KR980005524A (en) | Method of forming a contact plug of a semiconductor device | |
KR900003974A (en) | Manufacturing Method of Semiconductor Device | |
KR940016503A (en) | Contact plug manufacturing method using tungsten | |
KR980005596A (en) | Method for forming a metal contact of a semiconductor device | |
KR950027946A (en) | Method for manufacturing metallization contact of semiconductor device | |
KR980005352A (en) | Method for manufacturing flash memory device | |
KR970052255A (en) | Contact hole filling method of semiconductor device | |
KR980005642A (en) | Method of forming a tungsten plug of a semiconductor device | |
KR970072248A (en) | Semiconductor device manufacturing method | |
KR980005585A (en) | Method for forming a metal layer of a semiconductor | |
KR980005531A (en) | METHOD FOR FORMING METAL WIRING OF SEMICONDUCTOR | |
KR950034607A (en) | Metal contact hole filling method | |
KR970077523A (en) | Multi-metal film forming method | |
KR970077188A (en) | Wiring method between two metal layers | |
KR980005619A (en) | Method of forming a contact hole in a semiconductor device | |
KR960002576A (en) | Metal wiring formation method of semiconductor device | |
KR980005567A (en) | METHOD FOR FORMING MULTI-LAYER METAL WIRING IN SEMICONDUCTOR |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PA0109 | Patent application |
Patent event code: PA01091R01D Comment text: Patent Application Patent event date: 19960424 |
|
PG1501 | Laying open of application | ||
PC1203 | Withdrawal of no request for examination | ||
WITN | Application deemed withdrawn, e.g. because no request for examination was filed or no examination fee was paid |