[go: up one dir, main page]

KR970056034A - Reverse Interleaving Device for Personal Communication System - Google Patents

Reverse Interleaving Device for Personal Communication System Download PDF

Info

Publication number
KR970056034A
KR970056034A KR1019950071028A KR19950071028A KR970056034A KR 970056034 A KR970056034 A KR 970056034A KR 1019950071028 A KR1019950071028 A KR 1019950071028A KR 19950071028 A KR19950071028 A KR 19950071028A KR 970056034 A KR970056034 A KR 970056034A
Authority
KR
South Korea
Prior art keywords
data
outputting
bits
communication system
parallel
Prior art date
Application number
KR1019950071028A
Other languages
Korean (ko)
Inventor
곽재봉
Original Assignee
유기범
대우통신 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 유기범, 대우통신 주식회사 filed Critical 유기범
Priority to KR1019950071028A priority Critical patent/KR970056034A/en
Publication of KR970056034A publication Critical patent/KR970056034A/en

Links

Landscapes

  • Error Detection And Correction (AREA)

Abstract

본 발명은 개인통신 시스템에 있어서 기지국과 단말기 간의 데이터 송수신시에 데이터를 인가받음에 있어 심도 19로 인터리빙된 456비트의 데이터를 역인터리빙하여 본래의 데이터를 복구할 수 있도록 된 개인통신 시스템용 역인터리빙장치에 관한 것으로서, 456비트의 데이터를 입력함과 더불어 소정의 클록신호에 따라 그 입력된 데이터를 직렬로 출력하는 데이터입력수단과, 상기 데이터입력수단에서 출력되는 데이터를 24비트의 비트단위로 입력하여 병렬로 출력하는 시프트레지스터, 상기 시프트레지스터의 각 비트출력을 순차로 19비트 입력하고, 소정의 클록신호에 따라 이를 병렬로 출력하는 데이터시프트수단 및, 상기 데이터시프트수단으로부터 출력되는 병렬데이터를 로드한 후 소정의 클록신호에 따라 이를 직렬로 출력하는 데이터출력수단을 포함하여 구성된 것을 특징으로 한다.The present invention provides a reverse communication for a personal communication system in which an interleaved data of 456 bits interleaved at a depth of 19 is recovered when data is transmitted and received between a base station and a terminal in a personal communication system. An apparatus comprising: data input means for serially outputting 456 bits of data and outputting the input data in accordance with a predetermined clock signal; and inputting data output from the data input means in units of 24 bits; A shift register for outputting in parallel to each other, a 19-bit input of each bit output of the shift register sequentially, and a data shifting means for outputting the same in parallel with a predetermined clock signal, and the parallel data outputted from the data shifting means. The number of data outputs in series according to a predetermined clock signal And it is characterized in that is configured including a.

Description

개인통신 시스템용 역인터리빙장치Reverse Interleaving Device for Personal Communication System

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제3도는 본 발명의 1실시예에 따른 개인통신 시스템용 인터리빙장치를 나타낸 회로구성도.3 is a circuit diagram showing an interleaving apparatus for a personal communication system according to an embodiment of the present invention.

Claims (1)

456비트의 데이터를 입력함과 더불어 소정의 클록신호에 따라 그 입력된 데이터를 직렬로 출력하는 데이터입력수단과, 상기 데이터입력수단에서 출력되는 데이터를 24비트의 비트단위로 입력하여 병렬로 출력하는 시프트레지스터, 상기 시프트레지스터의 각 비트출력을 순차로 19비트 입력하고, 소정의 클록신호에 따라 이를 병렬로 출력하는 데이터시프트수단 및, 상기 데이터시프트수단으로부터 출력되는 병렬데이터를 로드한 후 소정의 클록신호에 따라 이를 직렬로 출력하는 데이터출력수단을 포함하여 구성된 것을 특징으로 하는 개인통신 시스템용 역인터리빙장치.Data input means for serially outputting 456 bits of data and outputting the input data in accordance with a predetermined clock signal, and outputting the data output from the data input means in units of 24 bits and outputting them in parallel A shift register, data shifting means for sequentially inputting 19 bits of each bit output of the shift register, and outputting them in parallel according to a predetermined clock signal; and loading a parallel data output from the data shifting means and then loading a predetermined clock. Reverse interleaving apparatus for a personal communication system, characterized in that it comprises a data output means for serially outputting it in accordance with the signal. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019950071028A 1995-12-30 1995-12-30 Reverse Interleaving Device for Personal Communication System KR970056034A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950071028A KR970056034A (en) 1995-12-30 1995-12-30 Reverse Interleaving Device for Personal Communication System

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950071028A KR970056034A (en) 1995-12-30 1995-12-30 Reverse Interleaving Device for Personal Communication System

Publications (1)

Publication Number Publication Date
KR970056034A true KR970056034A (en) 1997-07-31

Family

ID=66640398

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950071028A KR970056034A (en) 1995-12-30 1995-12-30 Reverse Interleaving Device for Personal Communication System

Country Status (1)

Country Link
KR (1) KR970056034A (en)

Similar Documents

Publication Publication Date Title
KR880014475A (en) Semiconductor integrated circuit device
KR890006003A (en) Data input / output circuit
KR880009381A (en) Semiconductor integrated circuit device
KR910003486A (en) Bit order switch
KR880009382A (en) Semiconductor integrated circuit device
KR960036749A (en) Variable-length decoding device
KR970056034A (en) Reverse Interleaving Device for Personal Communication System
KR970055599A (en) Transmission data organization
KR970056019A (en) Reverse Interleaving Device for Personal Communication System
KR880005603A (en) Digital muting circuit
KR970056031A (en) Reverse Interleaving Device for Personal Communication System
KR970056030A (en) Reverse Interleaving Device for Personal Communication System
KR970056027A (en) Reverse Interleaving Device for Personal Communication System
KR970055813A (en) Interleaving Device for Personal Communication System
KR970056029A (en) Interleaving Device for Personal Communication System
KR970056028A (en) Interleaving Device for Personal Communication System
KR970055812A (en) Interleaving Device for Personal Communication System
KR960032930A (en) Data transfer circuit
KR970055814A (en) Interleaving Device for Personal Communication System
KR930001082A (en) Data Bus Selection Circuit of Ad-Drop Transmission Equipment
KR970016987A (en) Serial interface circuit
KR940003192A (en) Modulator test system
KR970049664A (en) Serial interface circuit
KR940023099A (en) Method and apparatus for serial / parallel conversion of data
KR200245724Y1 (en) A unit of abstracting 8K clock signal from a 64K clock signal

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19951230

PA0201 Request for examination
PG1501 Laying open of application
E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 19980824

Patent event code: PE09021S01D

PC1202 Submission of document of withdrawal before decision of registration

Comment text: [Withdrawal of Procedure relating to Patent, etc.] Withdrawal (Abandonment)

Patent event code: PC12021R01D

Patent event date: 19981022

WITB Written withdrawal of application