[go: up one dir, main page]

KR970055838A - Digital satellite broadcasting receiver - Google Patents

Digital satellite broadcasting receiver Download PDF

Info

Publication number
KR970055838A
KR970055838A KR1019950069163A KR19950069163A KR970055838A KR 970055838 A KR970055838 A KR 970055838A KR 1019950069163 A KR1019950069163 A KR 1019950069163A KR 19950069163 A KR19950069163 A KR 19950069163A KR 970055838 A KR970055838 A KR 970055838A
Authority
KR
South Korea
Prior art keywords
signal
frequency
automatic gain
qpsk
control signal
Prior art date
Application number
KR1019950069163A
Other languages
Korean (ko)
Other versions
KR0178590B1 (en
Inventor
최영배
Original Assignee
배순훈
대우전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 배순훈, 대우전자 주식회사 filed Critical 배순훈
Priority to KR1019950069163A priority Critical patent/KR0178590B1/en
Publication of KR970055838A publication Critical patent/KR970055838A/en
Application granted granted Critical
Publication of KR0178590B1 publication Critical patent/KR0178590B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/44—Receiver circuitry for the reception of television signals according to analogue transmission standards
    • H04N5/52—Automatic gain control
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/44—Receiver circuitry for the reception of television signals according to analogue transmission standards
    • H04N5/455—Demodulation-circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Circuits Of Receivers In General (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)

Abstract

본 발명은 디지탈 위성 방송 수신 장치에 관한 것으로서, 본 발명은 자동적으로 이득을 제어하여 입력 레벨의 변동이 있어도 출력 레벨이 변동하지 않고 유지되도록 하는 자동 이득 제어부(60)와; 반송파에 실린 중간 주파 신호를 기저 대역 신호로 주파수를 하향시키는 주파수 하향부(62); 주파수 영역에서의 신호 겹침을 방지하기 위하여 기저 대역 신호만을 통과시키는 저역 통과 필터부(64); 아날로그 신호를 디지탈 신호로 변환해주는 A/D 변환부(66); QPSK 변조 신호를 다시 QPSK 복조하는 QPSK 복조기(68); 채널 전송시 발생하는 에러를 정정하기 위한 FEC 복호기(70); 상기 QPSK 복조기(68)로부터의 제어 신호와 상기 FEC 복호기(70)로부터의 비트 에러율(BER)에 대한 신호를 입력받아 제어 신호를 발생시켜 상기 자동 이득 제어부(60)로 출력하는 제어 신호 발생부(72)로 구성되어 있으며, 본 발명에 따르면, 채널 디코딩시 발생된 에러율을 이용하여 입력 신호의 크기를 제어함으로써, 수신 성능을 향상시킬 수 있다는 데 그 이점이 있다.The present invention relates to a digital satellite broadcasting receiver, and the present invention provides an automatic gain control unit (60) for automatically controlling gain so that the output level remains unchanged even if there is a change in the input level; A frequency down part 62 for downgrading the frequency of the intermediate frequency signal carried on the carrier to the baseband signal; A low pass filter unit 64 for passing only the baseband signal to prevent signal overlap in the frequency domain; An A / D converter 66 for converting an analog signal into a digital signal; A QPSK demodulator 68 that QPSK demodulates the QPSK modulated signal again; An FEC decoder 70 for correcting errors occurring in channel transmission; A control signal generator for receiving a control signal from the QPSK demodulator 68 and a signal for a bit error rate (BER) from the FEC decoder 70 to generate a control signal and output the control signal to the automatic gain controller 60 ( 72), according to the present invention, by controlling the size of the input signal using the error rate generated during channel decoding, there is an advantage that the reception performance can be improved.

Description

디지탈 위성 방송 수신 장치Digital satellite broadcasting receiver

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제4도는 본 발명에 따른 디지탈 위성 방송 수신 장치의 구성 블럭도.4 is a block diagram of a digital satellite broadcasting receiver according to the present invention.

Claims (5)

자동적으로 이득을 제어하여 입력 레벨의 변동이 있어도 출력 레벨이 변동하지 않고 유지되도록 하는 자동 이득 제어부(60)와; 반송파에 실린 중간 주파 신호를 기저 대역 신호로 주파수를 하향시키는 주파수 하향부(62); 주파수 영역에서의 신호 겹침을 방지하기 위하여 기저 대역 신호만을 통과시키는 저역 통과 필터부(64); 아날로그 신호를 디지탈 신호로 변환해주는 A/D 변환부(66); QPSK 변조 신호를 다시 QPSK 복조하는 QPSK 복조기(68); 채널 전송시 발생하는 에러를 정정하기 위한 FEC 복호기(70); 상기 QPSK 복조기(68)로부터의 제어 신호와 상기 FEC 복호기(70)로부터의 비트 에러율에 대한 신호를 입력받아 제어 신호를 발생시켜 상기 자동 이득 제어부(60)로 출력하는 제어 신호 발생부(72)로 구성된 디지탈 위성 방송 수신 장치.An automatic gain control unit 60 which automatically controls the gain so that the output level remains unchanged even if there is a change in the input level; A frequency down part 62 for downgrading the frequency of the intermediate frequency signal carried on the carrier to the baseband signal; A low pass filter unit 64 for passing only the baseband signal to prevent signal overlap in the frequency domain; An A / D converter 66 for converting an analog signal into a digital signal; A QPSK demodulator 68 that QPSK demodulates the QPSK modulated signal again; An FEC decoder 70 for correcting errors occurring in channel transmission; The control signal generator 72 receives the control signal from the QPSK demodulator 68 and the signal for the bit error rate from the FEC decoder 70, generates a control signal, and outputs the control signal to the automatic gain controller 60. Digital satellite broadcast receiver configured. 제1항에 있어서, 상기 주파수 하향부(62)가 주파수를 변환하기 위해 발진하는 국부 발진기(62-1)와; 상기 자동 이득 제어부(60)로부터 입력되는 신호중에서 직각 성분을 분리하기 위해 상기 국부 발진기(62-1)로부터의 신호를 90°위상 쉬프트시키는 위상 쉬프터(62-2); 상기 자동 이득 제어부(60)로부터의 동위상 성분의 신호와 상기 국부 발진기(62-1)로부터 입력된 신호의 주파수를 혼합하여 주파수를 변환하는 제1믹서(62-3); 및 상기 자동 이득 제어부(60)로부터의 직각 위상 성분의 신호와 상기 위상 쉬프터(62-2)로부터의 90°위상 쉬프트된 신호의 주파수를 혼합하여 주파수를 변환하는 제2믹서(62-4)로 구성된 것을 특징으로 하는 디지탈 위성 방송 수신 장치.A local oscillator (62-1) for oscillating to convert the frequency; A phase shifter (62-2) for shifting the signal from the local oscillator (62-1) by 90 ° phase to separate the quadrature component from the signal input from the automatic gain control unit (60); A first mixer (62-3) for converting a frequency by mixing a signal of an in-phase component from the automatic gain control unit (60) and a signal input from the local oscillator (62-1); And a second mixer 62-4 which converts a frequency by mixing a signal of a quadrature phase component from the automatic gain controller 60 and a 90 ° phase shifted signal from the phase shifter 62-2. Digital satellite broadcast receiving device, characterized in that configured. 제1항에 있어서, 상기 저역 통과 필터부(64)가 동위상 성분의 기저 대역 신호만을 통과시키는 제1저역 통과 필터(64-1); 및 직각 위상 성분의 기저 대역 신호만을 통과시키는 제2저역 통과 필터(64-2)로 구성된 것을 특징으로 하는 디지탈 위성 방송 수신 장치.2. The apparatus of claim 1, wherein the low pass filter unit (64) comprises: a first low pass filter (64-1) for passing only baseband signals of in-phase components; And a second low pass filter (64-2) for passing only baseband signals of quadrature components. 제1항에 있어서, 상기 A/D 변환부(66)가 동위상 성분의 아날로그 신호를 디지탈 신호로 변환하는 제1A/D 변환기(66-1); 및 직각 위상 성분의 아날로그 신호를 디지탈 신호로 변환하는 제2A/D 변환기(66-2)로 구성된 것을 특징으로 하는 디지탈 위성 방송 수신 장치.2. The apparatus of claim 1, wherein the A / D converter 66 comprises: a first A / D converter 66-1 for converting an analog signal of an in-phase component into a digital signal; And a second A / D converter (66-2) for converting an analog signal of a quadrature component into a digital signal. 제1항에 있어서, 상기 제어 신호 발생부(72)가 상기 QPSK 복조기(68)로부터의 제어 신호와 상기 FEC 복호기(70)로부터의 비트 에러율에 대한 신호를 입력받아 매핑하는 매퍼(72-1)와; 상기 매퍼(72-1)로부터의 디지탈 신호를 아날로그 신호로 변환하는 D/A 변환기(72-2); 및 상기 D/A 변환된 신호를 증폭하여 상기 자동 이득 제어부(60)로 출력하는 증폭부(72-3)로 구성된 것을 특징으로 하는 디지탈 위성 방송 수신 장치.The mapper 72-1 of claim 1, wherein the control signal generator 72 receives and maps a control signal from the QPSK demodulator 68 and a signal for a bit error rate from the FEC decoder 70. Wow; A D / A converter 72-2 for converting a digital signal from the mapper 72-1 to an analog signal; And an amplifying unit (72-3) for amplifying the D / A converted signal and outputting the amplified signal to the automatic gain control unit (60). ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019950069163A 1995-12-30 1995-12-30 Digital dbs receiver KR0178590B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950069163A KR0178590B1 (en) 1995-12-30 1995-12-30 Digital dbs receiver

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950069163A KR0178590B1 (en) 1995-12-30 1995-12-30 Digital dbs receiver

Publications (2)

Publication Number Publication Date
KR970055838A true KR970055838A (en) 1997-07-31
KR0178590B1 KR0178590B1 (en) 1999-05-15

Family

ID=19448323

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950069163A KR0178590B1 (en) 1995-12-30 1995-12-30 Digital dbs receiver

Country Status (1)

Country Link
KR (1) KR0178590B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102079058B1 (en) * 2018-09-27 2020-04-07 주식회사 앤씨앤 Method and apparatus outputting mixing signal of video and audio

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102079058B1 (en) * 2018-09-27 2020-04-07 주식회사 앤씨앤 Method and apparatus outputting mixing signal of video and audio

Also Published As

Publication number Publication date
KR0178590B1 (en) 1999-05-15

Similar Documents

Publication Publication Date Title
ES2218643T3 (en) DIGITAL DEMODULATOR AND CORRESPONDING METHOD.
HK1091047A1 (en) An amps receiver system using a zero-if architecture
CN1336062A (en) Phase interpolation receiver for angle modulated RF signals
KR100296661B1 (en) Carrier Restore Processor for Quadrature Amplitude Modulation (QAM) Television Signals
KR960003204A (en) Digital signal transmission device, digital signal transmission method and digital signal transmission device
JP2993443B2 (en) Communication device
US6104745A (en) Transceiver for performing time division full duplex spread spectrum communication
EP0896425B1 (en) Receiving apparatus for digital broadcasting
US20060067433A1 (en) Frequency-shift-keying demodulator and method of frequency-shift-keying
KR960039656A (en) Frequency automatic control circuit
US7492838B2 (en) Apparatus for compensating for phase mismatch in QPSK demodulator
KR970055838A (en) Digital satellite broadcasting receiver
US6249559B1 (en) Digital frequency phase locked loop (FPLL) for vestigial sideband (VSB) modulation transmission system
US4247943A (en) Piecewise coherent, combined frequency and phase-shift-keyed signal demodulator
CN101714960B (en) Composite signal transfer transmitter/receiver based on modulated carriers of equal amplitude and equal period
JPH08107434A (en) Digital transmitting device with two synchronous loops
JP4449144B2 (en) Carrier reproducing apparatus and method and receiving apparatus
US6914946B1 (en) Digitally-implemented demodulator
JP2003273818A (en) Frequency conversion device and method
JPH06315040A (en) Digital transmitter-receiver
KR100434351B1 (en) I,Q channel signal compensation circuit
KR100655784B1 (en) Demodulator with digital intermediate frequency down converter
WO1999045680A2 (en) A system and a method for transfer of a digital information carrying signal
KR950010625A (en) HDTV receiver
KR960003199A (en) Frequency Domain Equalizer for Multicarrier Receivers

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19951230

PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 19951230

Comment text: Request for Examination of Application

PG1501 Laying open of application
E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 19980824

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 19981124

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 19981124

End annual number: 3

Start annual number: 1

PG1601 Publication of registration
PR1001 Payment of annual fee

Payment date: 20011031

Start annual number: 4

End annual number: 4

PR1001 Payment of annual fee

Payment date: 20021031

Start annual number: 5

End annual number: 5

PR1001 Payment of annual fee

Payment date: 20031029

Start annual number: 6

End annual number: 6

PR1001 Payment of annual fee

Payment date: 20041022

Start annual number: 7

End annual number: 7

PR1001 Payment of annual fee

Payment date: 20051025

Start annual number: 8

End annual number: 8

PR1001 Payment of annual fee

Payment date: 20061004

Start annual number: 9

End annual number: 9

PR1001 Payment of annual fee

Payment date: 20071101

Start annual number: 10

End annual number: 10

FPAY Annual fee payment

Payment date: 20081103

Year of fee payment: 11

PR1001 Payment of annual fee

Payment date: 20081103

Start annual number: 11

End annual number: 11

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

Termination category: Default of registration fee

Termination date: 20101009