[go: up one dir, main page]

KR970031317A - Master device for voltage - Google Patents

Master device for voltage Download PDF

Info

Publication number
KR970031317A
KR970031317A KR1019950040727A KR19950040727A KR970031317A KR 970031317 A KR970031317 A KR 970031317A KR 1019950040727 A KR1019950040727 A KR 1019950040727A KR 19950040727 A KR19950040727 A KR 19950040727A KR 970031317 A KR970031317 A KR 970031317A
Authority
KR
South Korea
Prior art keywords
region
master device
level
core array
voltage
Prior art date
Application number
KR1019950040727A
Other languages
Korean (ko)
Inventor
김춘호
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019950040727A priority Critical patent/KR970031317A/en
Publication of KR970031317A publication Critical patent/KR970031317A/en

Links

Landscapes

  • Design And Manufacture Of Integrated Circuits (AREA)

Abstract

본 발명은 전압 겸용을 위한 매스터 장치에 관한 것으로서, 3V 영역 및 5V 영역으로 분리된 코어 어레이, 및 3V에서 5V로 레벨 업시키는 하나 또는 그 이상의 제1레벨 쉬프터와 5V에서 3V로 레벨 다운시키는 하나 또는 그 이상의 제2레벨 쉬프터를 가지며, 상기 코어 어레이의 3V 영역 및 5V 영역을 분리하는 경계에 위치하는 레벨 쉬프터 영역을 더 구비함을 특징으로 한다.The present invention relates to a master device for voltage compatibility, comprising: a core array separated into a 3V region and a 5V region, and one or more first level shifters that level up from 3V to 5V and one down from 5V to 3V or It further has a second level shifter, characterized in that it further comprises a level shifter region located at a boundary separating the 3V region and 5V region of the core array.

따라서, 3V 및 5V 전압을 겸용하여 사용할 수 있고, 또한 필요한 경우에는 어느 하나의 단일 전압만을 사용할 수도 있고, 더불어 이를 구성하는 칩 사이즈의 면적도 더 협소하여 회로 집적도에도 크게 이바지 하는 효과가 있다.Therefore, the 3V and 5V voltages can be used in combination, and if necessary, only one single voltage can be used, and the area of the chip size constituting the same can be further narrowed, which greatly contributes to the circuit integration.

Description

전압 겸용을 위한 매스터 장치Master device for voltage

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제2도는 본 발명에 따른 매스터 장치를 보이는 도면이다.2 is a view showing the master device according to the present invention.

Claims (1)

3V 전용 전원 라인; 5V 전용 전원 라인; 접지단자; 및 입/출력 셀을 포함하는 매스터 장치에 있어서, 3V 영역 및 5V 영역으로 분리된 코어 어레이; 및 3V에서 5V로 레벨 업시키는 하나 또는 그 이상의 제1레벨 쉬프터와 5V에서 3V로 레벨 다운시키는 하나 또는 그 이상의 제2레벨 쉬프터를 가지며, 상기 코어 어레이의 3V 영역 및 5V 영역을 분리하는 경계에 위치하는 레벨 쉬프터 영역을 더 구비함을 특징으로 하는 매스터 장치.3V dedicated power line; 5V dedicated power line; Ground terminal; And an input / output cell, the master device comprising: a core array separated into a 3V region and a 5V region; And one or more first level shifters leveling up from 3V to 5V and one or more second level shifters leveling down from 5V to 3V, and located at a boundary separating the 3V and 5V regions of the core array. And a level shifter area. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019950040727A 1995-11-10 1995-11-10 Master device for voltage KR970031317A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950040727A KR970031317A (en) 1995-11-10 1995-11-10 Master device for voltage

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950040727A KR970031317A (en) 1995-11-10 1995-11-10 Master device for voltage

Publications (1)

Publication Number Publication Date
KR970031317A true KR970031317A (en) 1997-06-26

Family

ID=66587541

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950040727A KR970031317A (en) 1995-11-10 1995-11-10 Master device for voltage

Country Status (1)

Country Link
KR (1) KR970031317A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR980010693A (en) * 1996-07-01 1998-04-30

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR980010693A (en) * 1996-07-01 1998-04-30

Similar Documents

Publication Publication Date Title
KR960043527A (en) Low power high speed level shifter
KR920000072A (en) Semiconductor integrated circuit
KR960701510A (en) INTEGRATED CIRCUIT OPER-ATING FROM DIFFERENT POWER SUPPLIES
KR850002911A (en) Single chip microcomputer
KR900017299A (en) Voltage-boost clock circuit for semiconductor memory array wordlines
KR970076870A (en) Semiconductor memory
KR850003611A (en) Memory cell capacitor voltage application circuit of semiconductor memory device
EP0994486A3 (en) Semiconductor memory device
KR970012696A (en) Ferroelectric memory device
KR870009385A (en) Semiconductor integrated circuit device
KR900002552A (en) Output circuit
KR880004579A (en) CMOS integrated circuit device
KR960005600A (en) Module card
KR910020731A (en) Semiconductor device and burn-in method
KR950028263A (en) Voltage conversion circuit
KR970031317A (en) Master device for voltage
KR960030397A (en) Protection circuit of semiconductor integrated circuit
KR960012017A (en) Word Line Driver in Semiconductor Memory Devices
KR950020965A (en) Semiconductor devices
KR930006875A (en) Integrated circuit
KR960035646A (en) Logic circuit for semiconductor memory device
KR920008758A (en) Power-On Reset Circuit
KR970076811A (en) Multi-Power Semiconductor Integrated Circuit
KR840004308A (en) Semiconductor memory
KR840003165A (en) Control circuit for gate diode switch

Legal Events

Date Code Title Description
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19951110

PG1501 Laying open of application
PC1203 Withdrawal of no request for examination
WITN Application deemed withdrawn, e.g. because no request for examination was filed or no examination fee was paid