[go: up one dir, main page]

KR970008060A - Device for detecting playback signal - Google Patents

Device for detecting playback signal Download PDF

Info

Publication number
KR970008060A
KR970008060A KR1019950020815A KR19950020815A KR970008060A KR 970008060 A KR970008060 A KR 970008060A KR 1019950020815 A KR1019950020815 A KR 1019950020815A KR 19950020815 A KR19950020815 A KR 19950020815A KR 970008060 A KR970008060 A KR 970008060A
Authority
KR
South Korea
Prior art keywords
signal
signal output
level
outputting
gain control
Prior art date
Application number
KR1019950020815A
Other languages
Korean (ko)
Inventor
고성로
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019950020815A priority Critical patent/KR970008060A/en
Publication of KR970008060A publication Critical patent/KR970008060A/en

Links

Landscapes

  • Signal Processing For Digital Recording And Reproducing (AREA)

Abstract

본 발명은 슬라이스 레벨을 자동적으로 조정함으로써, 비교기의 기준전압을 조정하는 재생신호의 검출장치에 관한 것으로서, 자동 이득 제어 증폭기(40), 상기 자동 이득 제어 증폭기(40)부터 출력된 신호의 고주파성분을 감쇠하여 출력하는 저역 통과 필터(42), 상기 저역 통과 필터(42)로부터 출력된 신호를 미분하는 미분기(44), 상기 미분기(44)로부터 출력된 신호를 입력하여 (+)위상 신호와 (-)위상 신호가 교차점을 검출하는 0교차 검출기(25), 상기 자동 이득 제어 증폭기(20)로부터 출력된 신호를 입력하고, 기준 전압원을 기준으로 “1”과 “0”을 판정하여 출력하는 레벨 비교기(48), 상기 0교차 검출기(45) 및 상기 레벨 비교기(48)로부터 출력된 신호를 조합하여 출력하는 디지탈 로직회로(46) 및 슬라이스 레벨을 제어하여 최적인 레벨로 파형을 정형화하는 오토 슬라이스 제어회로(49)를 구비한다.The present invention relates to an apparatus for detecting a reproduction signal for adjusting a reference voltage of a comparator by automatically adjusting a slice level. The present invention relates to a high frequency component of a signal output from an automatic gain control amplifier 40 and the automatic gain control amplifier 40. A low pass filter 42 for attenuating and outputting the signal, a differential powder 44 for differentiating the signal output from the low pass filter 42, and a signal output from the differentiator 44 are input to input a positive phase signal and ( A level for inputting a signal output from the zero crossing detector 25 and the automatic gain control amplifier 20 in which a phase signal detects an intersection point, and determining and outputting "1" and "0" based on a reference voltage source. The digital logic circuit 46 for combining and outputting the signals output from the comparator 48, the zero crossing detector 45, and the level comparator 48 and the slice level are controlled to shape the waveform to an optimal level. An auto slice control circuit 49 is provided.

따라서, 본 발명에 따른 재생신호 검출장치는 RLL(Run length limited) 변조에 의해 기록매체를 통해 고역의 신호가 급격히 변화하는 시스템의 검출장치로 사용될 수 있다.Therefore, the reproduction signal detecting apparatus according to the present invention can be used as a detection apparatus of a system in which a high frequency signal is rapidly changed through a recording medium by RLL (Run length limited) modulation.

Description

재생신호의 검출장치Device for detecting playback signal

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제4도는 본 발명을 실현하기 위한 재생신호의 검출장치의 구성을 나타낸 도이다.4 is a diagram showing the configuration of an apparatus for detecting a reproduction signal for implementing the present invention.

Claims (1)

재생신호의 검출장치에 있어서, 재생신호의 이득을 일정하게 조정하는 자동 이득 제어 증폭기; 상기 자동이득 제어 증폭기로부터 출력된 신호의 고주파 성분을 감쇠하여 출력하는 저역 통과 필터; 상기 저역 통과 필터로부터 출력된 신호를 미분하는 미분기; 상기 미분기로부터 출력된 신호를 입력하여 (+)위상 신호와 (-)위상 신호가 교차점을 검출하는 0교차 검출기; 상기 자동 이득 제어 증폭기로부터 출력된 신호를 입력하고 기준 전압원을 기준으로 “1”과 “0”을 판정하여 출력하는 레벨 비교기; 상기 0교차 검출기 및 상기 레벨 비교기로부터 출력된 신호를 조합하여 출력하는 디지탈 로직회로; 및 슬라이스 레벨을 제어하여 최적인 레벨로 파형을 정형화하는 자동 슬라이스 제어회로를 구비하는 것을 특징으로 하는 재생신호의 검출장치.An apparatus for detecting a reproduction signal, comprising: an automatic gain control amplifier for constantly adjusting the gain of the reproduction signal; A low pass filter for attenuating and outputting high frequency components of a signal output from the auto gain control amplifier; A differentiator for differentiating the signal output from the low pass filter; A zero crossing detector configured to input a signal output from the differentiator to detect an intersection between a positive phase signal and a negative phase signal; A level comparator for inputting the signal output from the automatic gain control amplifier and determining and outputting "1" and "0" based on a reference voltage source; A digital logic circuit for combining and outputting a signal output from the zero crossing detector and the level comparator; And an automatic slice control circuit for controlling the slice level and shaping the waveform to an optimal level. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019950020815A 1995-07-14 1995-07-14 Device for detecting playback signal KR970008060A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950020815A KR970008060A (en) 1995-07-14 1995-07-14 Device for detecting playback signal

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950020815A KR970008060A (en) 1995-07-14 1995-07-14 Device for detecting playback signal

Publications (1)

Publication Number Publication Date
KR970008060A true KR970008060A (en) 1997-02-24

Family

ID=66526447

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950020815A KR970008060A (en) 1995-07-14 1995-07-14 Device for detecting playback signal

Country Status (1)

Country Link
KR (1) KR970008060A (en)

Similar Documents

Publication Publication Date Title
KR950702081A (en) AUXILIARY VIDEO DATA SLICER
KR960019238A (en) Tracking Error Detection Device
KR840005292A (en) Digital Modulation Signal Reader
KR950034180A (en) Optical disk device
ATE233009T1 (en) BINARY CODING OF SIGNALS AND DIGITAL SIGNAL PROCESSING
MY119129A (en) Device for reading from and/or writing to optical recording media
KR940004529A (en) Automatic phase adjustment circuit of clock signal
KR970008060A (en) Device for detecting playback signal
KR860004382A (en) Digital signal processing circuit
KR920005466A (en) Servo circuit
FR2616985B1 (en) DIFFERENTIAL AMPLIFIER WITH DIFFERENTIAL OUTPUTS AND ITS APPLICATION TO CIRCUITS FOR SWITCHING READ HEADS FOR MAGNETOSCOPES
MY105166A (en) Circuit arrangement for identifying the type of an optical recording medium.
KR970012525A (en) Disc Type Discrimination Device
JPS57172511A (en) Time-axis compressing and expanding circuit
KR950020505A (en) Focus servo starter in disc playback system
KR960025622A (en) Tracking Error Detection Circuit of Optical Disc Player with Automatic Balance Adjustment
JPS5894112A (en) Data extracting circuit
KR950022892A (en) Automatic Gain Control Circuit of Image Processing System
RU1827648C (en) Device for playback and monitoring of amplitude modulation factor of magnetic recording medium playback signal
JP3136583B2 (en) Digital data detection circuit
JPS5540445A (en) Synchronizing device for acoustic reproduction device
JPS6356007A (en) Envelope detection circuit
KR960025403A (en) Balance and bias automatic adjustment device of optical regeneration device
JPS61189016A (en) Wafeform shaping device
KR980011231A (en) Digital VSSC's Capstan Servo Circuit

Legal Events

Date Code Title Description
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19950714

A201 Request for examination
PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 19951205

Comment text: Request for Examination of Application

Patent event code: PA02011R01I

Patent event date: 19950714

Comment text: Patent Application

PG1501 Laying open of application
E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 19981028

Patent event code: PE09021S01D

PC1202 Submission of document of withdrawal before decision of registration

Comment text: [Withdrawal of Procedure relating to Patent, etc.] Withdrawal (Abandonment)

Patent event code: PC12021R01D

Patent event date: 19981226

WITB Written withdrawal of application