KR970006015B1 - Word deinterleave circuit - Google Patents
Word deinterleave circuit Download PDFInfo
- Publication number
- KR970006015B1 KR970006015B1 KR89018650A KR890018650A KR970006015B1 KR 970006015 B1 KR970006015 B1 KR 970006015B1 KR 89018650 A KR89018650 A KR 89018650A KR 890018650 A KR890018650 A KR 890018650A KR 970006015 B1 KR970006015 B1 KR 970006015B1
- Authority
- KR
- South Korea
- Prior art keywords
- data
- word
- outputted
- bits
- memories
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Error Detection And Correction (AREA)
Abstract
When an interleaved data is inputted in the shift register(1) under A mode, 8 bits is converted to a word to be outputted, but under B mode, 11 bits is converted to a word and the storage can be made in either one of the memories I(2,3) or(4,5). As the data is outputted from the shift register(1), one word is made of 11 bits at the maximum, four 255 bytes RAM in which 2 RAMs make a pair is used as the data memory(2,5), in case when data is inputted in the pair of data memory(2,3), the data stored in all the frames can be outputted from the other data memories(4,5), and when the data of all the frames are outputted from the data memories(2,3), the current data can be stored in the other data memory(4,5).
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR89018650A KR970006015B1 (en) | 1989-12-15 | 1989-12-15 | Word deinterleave circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR89018650A KR970006015B1 (en) | 1989-12-15 | 1989-12-15 | Word deinterleave circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
KR910012917A KR910012917A (en) | 1991-08-08 |
KR970006015B1 true KR970006015B1 (en) | 1997-04-23 |
Family
ID=19292961
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR89018650A Expired - Lifetime KR970006015B1 (en) | 1989-12-15 | 1989-12-15 | Word deinterleave circuit |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR970006015B1 (en) |
-
1989
- 1989-12-15 KR KR89018650A patent/KR970006015B1/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
KR910012917A (en) | 1991-08-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0228917A3 (en) | Digital read/write memories | |
KR840005234A (en) | Address translation control method | |
EP0123896A3 (en) | Character and video mode control circuit | |
KR970006015B1 (en) | Word deinterleave circuit | |
JPS5528141A (en) | Memory unit of electronic computer | |
JPS55105760A (en) | Memory control unit | |
JPS544534A (en) | Memory element | |
JPS6421651A (en) | Memory device | |
EP0191699A3 (en) | Sens amplifier bit line isolation scheme | |
JPS5333023A (en) | Hierarchically-structured memory system | |
KR960008530B1 (en) | Dram cell | |
ES8705672A1 (en) | Disk controller with shared address register. | |
JPS57198600A (en) | Random access memory | |
JPS52101935A (en) | Data transmission method | |
JPS57135498A (en) | Semiconductor memory | |
JPS5755581A (en) | Address converting system | |
TW251386B (en) | Read only memory | |
JPS5665569A (en) | Coding system for video signal | |
KR900000909A (en) | Dynamic RAM | |
JPS5361925A (en) | Memory unit | |
JPS6461838A (en) | Ic memory card | |
JPS5798051A (en) | Memory system of scan in/out data | |
JPS57146341A (en) | Data processor | |
TW364271B (en) | Memory circuit | |
JPS6421550A (en) | Data processor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
G160 | Decision to publish patent application | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
LAPS | Lapse due to unpaid annual fee |