[go: up one dir, main page]

KR950022157A - Dual Integral Analog-to-Digital Converter - Google Patents

Dual Integral Analog-to-Digital Converter Download PDF

Info

Publication number
KR950022157A
KR950022157A KR1019930031609A KR930031609A KR950022157A KR 950022157 A KR950022157 A KR 950022157A KR 1019930031609 A KR1019930031609 A KR 1019930031609A KR 930031609 A KR930031609 A KR 930031609A KR 950022157 A KR950022157 A KR 950022157A
Authority
KR
South Korea
Prior art keywords
control signal
signal
reference voltage
comparator
switch
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
KR1019930031609A
Other languages
Korean (ko)
Inventor
안종호
이병철
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019930031609A priority Critical patent/KR950022157A/en
Publication of KR950022157A publication Critical patent/KR950022157A/en
Ceased legal-status Critical Current

Links

Landscapes

  • Analogue/Digital Conversion (AREA)

Abstract

본 발명은 이중적분형 아날로그-디지탈 변화기에 관한 것으로, 적분제어신호에 따라 상기 아날로그 입력신호를 연결하는 제1스위치와 특정제어신호에 따라 기준전압을 연결하는 제2스위치와 자동제로신호에 따라 기준접지를 연결하는 제3스위치와 스위칭된 입력들을 적분하는 적분기와적분기의 츨력을 비교기준전압과 비교하는 비교기와 비교기의 출력을 입력하고, 적분제어신호, 측정제어신호, 자동제로신호, 잡음시간제어신호 및 클럭을 발생하는 타이밍 제어부와 적분제어신호와 자동제로신호와 잡음시간제어신호에 따라 비교기준전압을 발생하는 비교기준전압을 발생하는 비교기준전압발생기와 비교기의 출력과 측정제어신호를 입력하여 클럭에 따라 카운트하는 카운터를 구비하여 정밀하게 아날로그신호를 디지탈신호로 변환한다.The present invention relates to a dual-integral analog-to-digital changer, the first switch connecting the analog input signal according to the integral control signal and the second switch connecting the reference voltage according to the specific control signal and the reference ground according to the automatic zero signal. Input the outputs of the comparator and comparator to compare the output of the integrator and the integrator and the output of the integrator to integrate the third switch to connect the switch and the integrated control signal, measurement control signal, automatic zero signal, noise time control signal And clock output by inputting the output of the reference voltage generator and the comparator and the measurement control signal to generate the reference voltage for generating the reference voltage according to the timing controller for generating the clock, the integral control signal, the automatic zero signal, and the noise time control signal. A counter is counted accordingly, and the analog signal is precisely converted into a digital signal.

Description

이중적분형 아날로그-디지탈 변환기Dual Integral Analog-to-Digital Converter

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제3도는 본 발명에 의한 이중적분형 아날로그-디지탈 변화기를 도시한 회로도이고,3 is a circuit diagram showing a dual-integral analog-to-digital converter according to the present invention,

제4도는 제3도의 장치에 의한 신호파형 및 타이밍을 도시한 것이다.4 shows signal waveforms and timing by the apparatus of FIG.

Claims (3)

아날로그 입력신호를 적분제어신호에 따란 연결하는 제1스위치와, 기준전압을 측정제어신호에 따라 연결하는 제2스위치와, 기준접지를 자동제로신호에 따라 연결하는 제3스위치와, 상기 제어신호들을 발생하는 타이밍제어부와, 상기 스위치된 입력들을 적분하는 적분기와, 상기 적분기의 출력을 비교기준전압과 비교하는 비교기와, 상기 비교기의 출력을 카운트하는 카운터를 구비한 이중적분형 아날로그-디지탈 변환기에 있어서, 상기 타이밍 제어부는 상기 비교기의 출력을 입력하여 상기 기준전압의 부호를 판정하며 상기 비교기준전압을 절환하는 잡음시간제어신호를 발생하고, 상기 비교기는 상기 자동제로신호와 상기 적분제로신호와 상기 적분제어신호에 따라 비교기준전압으로 소정의 전압을 입력하고, 상기 잡음제어신호에 따라 비교기준전압으로 접지를 입력하는 것을 특징으로 하는 이중적분형 안날로그-디지탈 변환기의 잡음제거회로.A first switch for connecting an analog input signal according to an integral control signal, a second switch for connecting a reference voltage according to a measurement control signal, a third switch for connecting a reference ground according to an automatic zero signal, and the control signals In the dual-integrated analog-to-digital converter having a timing controller, an integrator for integrating the switched inputs, a comparator for comparing the output of the integrator with a comparison reference voltage, and a counter for counting the output of the comparator, The timing controller inputs an output of the comparator to determine a sign of the reference voltage and generates a noise time control signal for switching the comparison reference voltage, and the comparator controls the automatic zero signal, the integral zero signal, and the integral control. Input a predetermined voltage as a comparison reference voltage according to the signal, and compare the reference according to the noise control signal Dual-component annal log characterized in that the input pressure into the ground-noise-removing circuit of the digital converter. 아날로그 입력신호를 디지탈신호로 변환하는 이중적분형 아날로그-디지탈 변환기에 있어서, 적분제어신호에 따라 상기 아날로그 입력신호를 연결하는 제1스위치; 측정제어신호에 따라 기준전압을 연결하는 제2스위치;자동제로신호에 따라 기준접지를 연결하는 제3스위치; 상기 스위칭된 입력들을 적분하는 적분기; 상기 적분기의 츨력을 비교기준전압과 비교하는 비교기; 상기 비교기의 출력을 입력하고, 상기 적분제어신호, 상기 측정제어신호, 상기 자동제로신호, 잡음시간제어신호 및 클럭을 발생하는 타이밍 제어부; 상기 적분제어신호와 상기 자동제로신호와 상기 잡음시간제어신호에 따라 상기 비교기준전압을 발생하는 비교기준전압 발생기; 및 상기 비교기의 출력과 상기 측정제어신호를 입력하여 상기 클럭에 따라 카운트하는 카운터를 구비한 것을 특징으로 하는 이중적분형 아날로그-디지탈 변환기.A dual-integrated analog-to-digital converter for converting an analog input signal into a digital signal, comprising: a first switch connecting the analog input signal according to an integral control signal; A second switch connecting a reference voltage according to a measurement control signal; a third switch connecting a reference ground according to an automatic zero signal; An integrator that integrates the switched inputs; A comparator for comparing the output of the integrator with a reference voltage; A timing controller configured to input an output of the comparator and generate the integral control signal, the measurement control signal, the automatic zero signal, a noise time control signal, and a clock; A comparison reference voltage generator configured to generate the comparison reference voltage according to the integration control signal, the automatic zero signal, and the noise time control signal; And a counter for inputting an output of the comparator and the measurement control signal and counting the counter according to the clock. 제2항에 있어서,상기 비교기준전압 발생기는 상기 자동제로신호와 상기 적분제어신호에 따라 소정의 전압을 상기 비교기에 연결하는 제4스위치와, 상기 잡음시간제어신호에 따라 접지를 상기 비교기에 연결하는 제5스위치를 구비한 것을 특징으로 하는 이중적분형 아날로그-디지탈 변환기.According to claim 2, The comparison reference voltage generator is a fourth switch for connecting a predetermined voltage to the comparator according to the automatic zero signal and the integral control signal, and ground connected to the comparator according to the noise time control signal Dual-integrated analog-to-digital converter characterized in that it comprises a fifth switch. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019930031609A 1993-12-30 1993-12-30 Dual Integral Analog-to-Digital Converter Ceased KR950022157A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019930031609A KR950022157A (en) 1993-12-30 1993-12-30 Dual Integral Analog-to-Digital Converter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019930031609A KR950022157A (en) 1993-12-30 1993-12-30 Dual Integral Analog-to-Digital Converter

Publications (1)

Publication Number Publication Date
KR950022157A true KR950022157A (en) 1995-07-28

Family

ID=66853328

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930031609A Ceased KR950022157A (en) 1993-12-30 1993-12-30 Dual Integral Analog-to-Digital Converter

Country Status (1)

Country Link
KR (1) KR950022157A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100901694B1 (en) * 2006-12-08 2009-06-08 한국전자통신연구원 Current sources mode Apparatus

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100901694B1 (en) * 2006-12-08 2009-06-08 한국전자통신연구원 Current sources mode Apparatus

Similar Documents

Publication Publication Date Title
US4584566A (en) Analog to digital converter
TW341001B (en) Delay circuit
KR970019007A (en) FILTER CIRCUIT FOR COMMUNICATION
KR920003690A (en) Optical receiver circuit
KR870008194A (en) Method and apparatus for converting electrical signal to proportional frequency
KR870001709A (en) D / A Converter
KR940006348A (en) D / A Inverter and A / D Inverter
KR950022157A (en) Dual Integral Analog-to-Digital Converter
KR830005771A (en) Analog digital potentiometer and digital voltmeter
SU1596354A1 (en) Device for reproducing hysteresis functions
SU1543268A1 (en) Pressure relay
SU900443A1 (en) Analogue-digital converter
SU1427569A1 (en) Period to d.c. voltage converter
SU1522114A1 (en) Converter of effective value of voltage
KR960042068A (en) Voltage and frequency measurement circuit that can change operating frequency
SU1091334A1 (en) Voltage-to-time interval converter
SU1737660A1 (en) Quasi-sinusoidal voltage source
JPS56168429A (en) Analog-to-digital converter
SU1621052A1 (en) Device for integrating electric signals with background component
SU1128383A2 (en) Voltage-to-pulse repetition-frequency converter
SU782152A1 (en) Integrating analogue-digital converter
SU903903A1 (en) Integrating analogue-to-code converter
SU552694A1 (en) Analog signal converter to time interval
SU1203705A1 (en) Resistance-to-pulse frequency converter
SU1198704A1 (en) Device for controlling rectifier converter

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19931230

PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 19931230

Comment text: Request for Examination of Application

PG1501 Laying open of application
E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 19950828

Patent event code: PE09021S01D

E601 Decision to refuse application
PE0601 Decision on rejection of patent

Patent event date: 19960112

Comment text: Decision to Refuse Application

Patent event code: PE06012S01D

Patent event date: 19950828

Comment text: Notification of reason for refusal

Patent event code: PE06011S01I