[go: up one dir, main page]

KR950013101A - Method and apparatus for data transmission and reception of data transmission equipment - Google Patents

Method and apparatus for data transmission and reception of data transmission equipment Download PDF

Info

Publication number
KR950013101A
KR950013101A KR1019930022488A KR930022488A KR950013101A KR 950013101 A KR950013101 A KR 950013101A KR 1019930022488 A KR1019930022488 A KR 1019930022488A KR 930022488 A KR930022488 A KR 930022488A KR 950013101 A KR950013101 A KR 950013101A
Authority
KR
South Korea
Prior art keywords
data
transmission
parallel
transmitting
serial
Prior art date
Application number
KR1019930022488A
Other languages
Korean (ko)
Inventor
김인석
Original Assignee
정장호
금성정보통신 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 정장호, 금성정보통신 주식회사 filed Critical 정장호
Priority to KR1019930022488A priority Critical patent/KR950013101A/en
Publication of KR950013101A publication Critical patent/KR950013101A/en

Links

Landscapes

  • Communication Control (AREA)

Abstract

본 발명은 데이타 전송장비의 데이타 송수신 방법 및 장치에 관한 것으로서, 데이타 전송장비와 동기식 데이타 단말장치 또는 데이타 전송장비와 비동기식 데이타 단말장치간의 데이타 송수신시 패킷단위로 제한된 대역폭을 최대한 활용하여서 데이타 송수신을 다중화하도록 한 것이다.The present invention relates to a method and apparatus for transmitting and receiving data of a data transmission device, wherein multiplexing of data transmission and reception by utilizing a limited bandwidth in packet units when transmitting and receiving data between a data transmission device and a synchronous data terminal device or a data transmission device and an asynchronous data terminal device. I did it.

이와같은 본 발명은 데이타 단말장치로 부터 송신된 직렬 데이타를 병렬 데이타로 변환하는 직/병렬 변환수단과, 그 변환된 병렬 데이타의 유무를 감지하는 송신데이타 감지수단과, 상기 감지한 데이타를 1바이트 단위로 저장하는 메모리수단과, 상기 저장된 데이타를 상대국으로 송신하는 송신대기 행렬수단과, 상기 상대국으로 부터의 데이타를 수신하는 수신대기 행렬수단과, 상기 수신된 데이타의 입력 유무를 감지하여 메모리수단 및 병렬/직렬 변환수단을 통해 전송하는 수신데이타 감지수단과, 상기 직렬/병렬 변환수단 및 병렬/직렬 변환수단의 송수신 데이타 속도를 변환시켜 주도록 클럭을 발생하고 송수신 모드를 선택해 주는 클럭 발생 및 선택수단으로 이루어짐으로써 달성된다.As described above, the present invention provides serial / parallel conversion means for converting serial data transmitted from a data terminal device into parallel data, transmission data sensing means for detecting the presence or absence of the converted parallel data, and 1 byte of the detected data. A memory means for storing in units, a transmission wait matrix means for transmitting the stored data to a counterpart station, a reception wait matrix means for receiving data from the counterpart station, a memory means for sensing the presence or absence of input of the received data; Receive data detection means for transmitting through the parallel / serial conversion means, and a clock generation and selection means for generating a clock to convert the transmission and reception data rates of the serial / parallel conversion means and parallel / serial conversion means and selects the transmission and reception mode. Is achieved.

Description

데이타 전송장비의 데이타 송수신 방법 및 장치Method and apparatus for data transmission and reception of data transmission equipment

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제2도는 본 발명에 데이타 전송장비의 데이타 송수신 처리 시스템 구성도,2 is a block diagram of a data transmission and reception processing system of a data transmission device according to the present invention;

제3도는 제2도의 동작 설명에 대한 신호흐름도로서 (가)는 송신 데이타 처리 신호흐름도이고, (나)는 수신 데이타 처리 신호흐름도이다.3 is a signal flow diagram illustrating the operation of FIG. 2, (a) is a transmission data processing signal flow diagram, and (b) is a reception data processing signal flow diagram.

Claims (3)

원하는 속도로 송수신할 수 있도록 클럭을 발생하고 송수신 모드를 선택하는 클럭발생 및 선택수단과, 데이타 단말장치로 부터 송신된 직렬 데이타를 상기 클럭발생 및 선택수단의 클럭에 동기시켜 병렬 데이타로 변환 출력하는 직/병렬 변환수단과, 상기 변환된 병렬 데이타의 입력 유무를 감지하는 송신데이타 감지수단과, 상기 송신데이타 감지수단으로 부터 감지한 데이타를 1바이트 단위로 처리하는 프로세서수단과, 상기 처리된 데이타를 1바이트 단위로 저장하는 메모리수단과, 상기 메모리수단에 저장된 데이타를 송신 대기행렬로 하여 상대국으로 송신하는 송신대기 행렬수단과, 상대국으로 부터 송신된 데이타를 수신하는 수신대기 행렬수단과, 상기 수신된 데이타의 입력 유무를 감지하여 프로세서수단을 통해 메모리수단에 1패킷단위로 저장하는 수신데이타 감지수단과, 상기 메모리수단에 저장되어 출력되는 병렬 대이타를 클럭발생 및 선택수단의 클럭에 동기시켜 직렬 데이타로 변환하여 데이타 단말기장치에 송신하는 병렬/직렬 변환수단을 포함하여 된 데이타 전송 장비의 데이타 송수신장치.Clock generation and selection means for generating a clock to transmit and receive at a desired speed and selecting a transmission and reception mode, and converting and outputting serial data transmitted from the data terminal device into parallel data in synchronization with the clock of the clock generation and selection means. Serial / parallel conversion means, transmission data detection means for detecting whether the converted parallel data is input, processor means for processing data detected by the transmission data detection means in units of 1 byte, and the processed data Memory means for storing in units of 1 byte, transmission queue means for transmitting data stored in the memory means as a transmission queue to a counter station, reception queue means for receiving data transmitted from the counter station, and the received data. Detects the input of data and saves it to the memory means by 1 packet unit through the processor means. And a parallel / serial conversion means for converting the serial data stored in the memory means into parallel data in synchronization with a clock of the clock generation and selection means and transmitting the serial data to the data terminal device. Data transceiver for transmission equipment. 데이타 단말장치로 부터 전송된 데이타의 입력 유무를 검색하는 단계와, 상기 검색결과 데이타 입력이면 이를 1바이트 단위로 판독하여 메모리수단에 저장하는 단계와, 상기 메모리수단에 저장된 데이타의 1패킷 완료상태를 검색하여 완료이면 1패킷 단위로 상대국으로 송신하는 단계와, 상대국으로 송신되어 수신된 데이타를 송신시와 역순으로 처리하는 수신처리단계로 이루어짐을 특징으로 한 데이타 전송장비의 데이타 송수신 방법.Retrieving the presence or absence of input of data transmitted from the data terminal device; reading the data of the search result data in units of 1 byte and storing it in a memory means; and completing a state of completion of one packet of data stored in the memory means. A method for transmitting and receiving data of a data transmission device, characterized in that it comprises the steps of retrieving and transmitting to the counterpart station in one packet unit if it is completed. 제2항에 있어서, 수신처리단계는 상대국으로부터의 수신된 데이타의 입력 유무를 검색하는 단계와, 상기 데이타 입력이면 수신대기 행렬로 부터의 1패킷단위로 판독하여 메모리수단에 저장하는 단계와, 상기 저장된 데이타가 없을때 까지 1바위트 단위로 병렬 변환하여 데이타 단말장치에 전송하는 단계로 이루어짐을 특징으로 한 데이타 전송장비의 송수신 방법.The method of claim 2, wherein the reception processing step comprises: searching for the presence or absence of input of data received from the other station; if the data is input, reading the data into one packet unit from a reception queue matrix and storing the data in a memory unit; A method of transmitting and receiving data transmitting equipment, characterized in that it comprises the step of converting in parallel in units of 1 byte until stored data is transmitted to the data terminal device. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019930022488A 1993-10-27 1993-10-27 Method and apparatus for data transmission and reception of data transmission equipment KR950013101A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019930022488A KR950013101A (en) 1993-10-27 1993-10-27 Method and apparatus for data transmission and reception of data transmission equipment

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019930022488A KR950013101A (en) 1993-10-27 1993-10-27 Method and apparatus for data transmission and reception of data transmission equipment

Publications (1)

Publication Number Publication Date
KR950013101A true KR950013101A (en) 1995-05-17

Family

ID=66825230

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930022488A KR950013101A (en) 1993-10-27 1993-10-27 Method and apparatus for data transmission and reception of data transmission equipment

Country Status (1)

Country Link
KR (1) KR950013101A (en)

Similar Documents

Publication Publication Date Title
US5790542A (en) Destination address detection apparatus for hardware packet router
KR880001123A (en) Circuit switch information and packet information transmission and reception apparatus and transmission and reception method
KR970024695A (en) Optical data transmission device with optical data transmission redundancy
KR950013101A (en) Method and apparatus for data transmission and reception of data transmission equipment
KR970024724A (en) Serial data receiving and sending device
KR0169626B1 (en) Real data detection device of asynchronous data receiver
KR960016277B1 (en) Voice data transmission circuit
KR100291388B1 (en) Method and device for interconversion of synchronous/ asynchronous data
KR970024742A (en) ATM cell demultiplexing controller
KR950004499Y1 (en) Remote Loopback Circuit in Synchronous Optical Multiplexer
KR950023069A (en) Interprocessor Communication in Distributed Multiprocessor Switching
KR970058128A (en) Interprocessor communication matching device and method
KR950035219A (en) Gateway Implementation Method and System for Network Matching between Integrated Information Network and Local Area Network
KR950013113A (en) Transmitter for module communication under double ring structure
KR970056365A (en) UTOPIA direct processing device for multi configuration using octet unit
KR970056330A (en) Subscriber node I / O matching device for parallel common bus type high speed packet switching system
KR200170149Y1 (en) Apparatus for transmitting and receiving data by single cpu
KR960027789A (en) Multiplexing apparatus and method of asynchronous transmission mode cell
KR950002292A (en) Apparatus and method for data transmission in an integrated telecommunication network
KR930009265A (en) Static data detection device in wireless communication system
KR910013783A (en) Manipulator Reference Clock Board Assembly
KR960043659A (en) Interface for I²C Protocol Support
KR950016059A (en) H.D.L.C (HDLC) Communication System Using T1 Transmission Line
KR970002682A (en) High Speed Serial Transmission Using Bidirectional Asynchronous Interface
KR960009557A (en) Matching Circuit Using High Speed Parallel Synchronous Control Bus

Legal Events

Date Code Title Description
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19931027

PG1501 Laying open of application
PC1203 Withdrawal of no request for examination
WITN Application deemed withdrawn, e.g. because no request for examination was filed or no examination fee was paid