[go: up one dir, main page]

KR950009456A - Input / Output Control Circuit of Microcontroller - Google Patents

Input / Output Control Circuit of Microcontroller Download PDF

Info

Publication number
KR950009456A
KR950009456A KR1019930018228A KR930018228A KR950009456A KR 950009456 A KR950009456 A KR 950009456A KR 1019930018228 A KR1019930018228 A KR 1019930018228A KR 930018228 A KR930018228 A KR 930018228A KR 950009456 A KR950009456 A KR 950009456A
Authority
KR
South Korea
Prior art keywords
pad
output
input
microcontroller
mode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
KR1019930018228A
Other languages
Korean (ko)
Other versions
KR950010943B1 (en
Inventor
조국영
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019930018228A priority Critical patent/KR950010943B1/en
Publication of KR950009456A publication Critical patent/KR950009456A/en
Application granted granted Critical
Publication of KR950010943B1 publication Critical patent/KR950010943B1/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Microcomputers (AREA)
  • Logic Circuits (AREA)

Abstract

본 발명은 마이크로 콘트롤러에서 외부 장치와 연결되는 패드를 사용자의 설정에 따라 입력 포트 또는 출력 포트로 프로그래머블하게 사용한다.The present invention uses a pad connected to an external device in a microcontroller as an input port or an output port according to a user's setting.

이를 위하여 외부 장치와 연결되는 마이크로 콘트롤러의 각 패드들에 풀업수단을 연결한다. 이런 풀업수단들은 패드와 전원단 사이에 연결되고 모드제어데이타를 수신하며 모드제어데이터의 논리에 따라 패드의 풀업을 온/오프한다. 따라서 풀업수단의 상태에 따라 패드는 입력포트 또는 출력포트로 결정된다. 이와같은 상태에서 출력수단은 스위칭수단을 구비하며 패드와 마이크로 콘트롤러의 출력단 사이에 연결되고 출력 모드시 스위칭되어 마이크로 콘트롤러 부터 출력되는 신호를 패드로 인가하며, 입력수단은 스위칭수단을 구비하며 패드와 마이크로 콘트롤러의 입력단 사이에 연결되고 입력 모드시 스위칭되어 패드로 부터 수신되는 신호를 마이크로 콘트롤러로 인가한다.To this end, a pull-up means is connected to each pad of the microcontroller connected to the external device. These pull-up means are connected between the pad and the power supply stage, receive mode control data, and turn on / off the pad pull-up according to the logic of the mode control data. Therefore, the pad is determined as an input port or an output port according to the state of the pull-up means. In such a state, the output means includes a switching means and is connected between the pad and the output terminal of the microcontroller and is switched in the output mode to apply a signal output from the microcontroller to the pad. It is connected between the inputs of the controller and switched in the input mode to apply a signal from the pad to the microcontroller.

따라서 마이크로 콘트롤러에 연결되는 외부 장치의 특성에 따라 사용자가 패드를 원하는 기능으로 설정할 수 있다.Therefore, the user can set the pad to the desired function according to the characteristics of the external device connected to the microcontroller.

Description

마이크로 콘트롤러의 입출력 제어회로Input / Output Control Circuit of Microcontroller

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 본 발명에 따른 마이크로 콘트롤러의 입출력 제어회로의 구성도.1 is a configuration diagram of an input / output control circuit of a microcontroller according to the present invention.

Claims (5)

외부장치와 연결되는 마이크로 콘트롤러의 입출력 제어회로에 있어서, 외부 장치와 연결되는 패드와, 상기 패드와 전원단 사이에 연결되고 모드제어데이터를 수신하며 상기 모드제어데이터의 논리에 따라 상기 패드의 풀업을 온/오프하는 풀업수단과, 스위칭수단을 구비하며 상기 패드와 마이크로 콘트롤러의 출력단 사이에 연결되고 출력 모드시 스위칭되어 상기 마이크로 콘트롤러로부터 출력되는 신호를 패드로 인가하는 출력수단과, 스위칭수단을 구비하며 상기 패드와 마이크로 콘트롤러의 입력단 사이에 연결되고 입력 모드시 스위칭 되어 상기 패드로부터 수신되는 신호를 상기 마이크로 콘트롤러로 인가하는 입력수단으로 구성됨을 특징으로 하는 마이크로콘트롤러의 입출력 제어회로.An input / output control circuit of a microcontroller connected to an external device, comprising: a pad connected to an external device and a pad connected between the pad and a power supply terminal to receive mode control data and to pull up the pad according to the logic of the mode control data. A pull-up means for switching on / off, an output means connected between the pad and the output terminal of the microcontroller and switched in an output mode to apply a signal output from the microcontroller to the pad; And input means connected between the pad and an input terminal of the microcontroller and switched in an input mode to apply a signal received from the pad to the microcontroller. 제1항에 있어서, 풀업수단이 사용자의 의해 발생되는 상기패드의 풀업 온/오프 설정용 모드제어데이타를 수신하여 저장하는 모드레지스터와, 상기 모드레지스터의 출력을 수신하고 모드제어신호를 수신하며 모드제어신호 수신시 스위칭되어 상기 모드레지스터의 출력 통로를 형성하는 제1스위치와, 상기 스위치의 출력단과 연결되어 출력되는 상기 모드제어데이터의 상태를 유지시키는 래치수단과, 전원단과 상기패드 사이에 연결되고 상기래치수단의 출력을 제어신호로 수신하며 상기 모드제어데이터의 논리에 따라 상기 패드를 풀업 및 플로팅시키는 제2스위치로 구성된 것을 특징으로 마이크로 콘트롤러의 입출력 제어회로.The mode register according to claim 1, wherein the pull-up means receives and stores mode control data for setting the pull-up on / off of the pad generated by a user, receives an output of the mode register, receives a mode control signal, and receives a mode. A first switch which is switched when receiving a control signal to form an output passage of the mode register, latch means connected to an output terminal of the switch to maintain the state of the mode control data outputted between the power source terminal and the pad; And a second switch configured to receive the output of the latch means as a control signal and to pull up and float the pad according to the logic of the mode control data. 제2항에 있어서, 상기 제2스위치가 모오스 트랜지스터인 것을 특징으로 하는 마이크로 콘트롤러의 입출력제어회로.3. The input / output control circuit of the microcontroller according to claim 2, wherein the second switch is a MOS transistor. 제2항에 있어서, 상기 출력수단이, 데이터 버스와 연결되고 출력제어신호를 제어신호로 수신하며 상기 출력제어신호 수신시 스위칭되어 출력데이타의 통로를 형성하는 출력스위치와, 상기 출력스위치와 패드 사이에 연결되며 상기 출력데이터를 래치하여 상기패드로 출력하는 래치수단으로 구성된 것을 특징으로 하는 마이크로 콘트롤러의 입출력 제어회로.3. An output switch according to claim 2, wherein said output means is connected to a data bus, receives an output control signal as a control signal, and switches upon receiving said output control signal to form a passage for output data, between said output switch and a pad. And latch means for latching the output data and outputting the output data to the pad. 제4항에 있어서, 상기 입력수단이, 상기 패드와 연결되며 상기패드를 통해 수신되는 입력데이터를 버퍼링하는 수단과, 상기 버퍼수단과 데이터버스 사이에 연결되고 입력제어신호를 제어신호로 수신하며 상기 입력제어신호 수신시 스위칭되어 상기 입력데이터를 데이터버스로 인가하는 입력스위치로 구성된 것을 특징으로 하는 마이크로 콘트롤러의 입출력제어회로.5. The apparatus of claim 4, wherein the input means is connected to the pad and buffers input data received through the pad, and is connected between the buffer means and the data bus and receives an input control signal as a control signal. And an input switch which switches when receiving an input control signal and applies the input data to the data bus. ※참고사항: 최초출원 내용에 의하여 공개하는 것임.※ Note: This is to be disclosed based on the initial application.
KR1019930018228A 1993-09-10 1993-09-10 Input/output controller for micro control system Expired - Fee Related KR950010943B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019930018228A KR950010943B1 (en) 1993-09-10 1993-09-10 Input/output controller for micro control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019930018228A KR950010943B1 (en) 1993-09-10 1993-09-10 Input/output controller for micro control system

Publications (2)

Publication Number Publication Date
KR950009456A true KR950009456A (en) 1995-04-24
KR950010943B1 KR950010943B1 (en) 1995-09-26

Family

ID=19363319

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930018228A Expired - Fee Related KR950010943B1 (en) 1993-09-10 1993-09-10 Input/output controller for micro control system

Country Status (1)

Country Link
KR (1) KR950010943B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100463211B1 (en) * 2002-01-10 2004-12-23 주식회사 세미닉스 Micro-controller composited initialized circuit

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100463211B1 (en) * 2002-01-10 2004-12-23 주식회사 세미닉스 Micro-controller composited initialized circuit

Also Published As

Publication number Publication date
KR950010943B1 (en) 1995-09-26

Similar Documents

Publication Publication Date Title
KR970705237A (en) Supply and interface configurable input / output buffers (SUPPLY AND INTERFACE CONFIGURABLE INPUT / OUTPUT BUFFER)
KR950026113A (en) Data Output Buffer of Semiconductor Memory Device
KR960015911A (en) Integrated circuit
KR950023885A (en) A voltage selector that receives a plurality of inputs and selectively outputs one of them
KR950009456A (en) Input / Output Control Circuit of Microcontroller
KR970060786A (en) Modem signal stabilization call keeping device
KR910008842A (en) Speed control circuit of level converter
KR930005367A (en) Noise reduction circuit
KR100466540B1 (en) Input and output port circuit
KR970002828A (en) Pull-Up / Pull-Down Bidirectional Data Input and Output Short Circuit with Enable
KR970003221A (en) Time delay circuit of semiconductor memory device
KR960019990A (en) Low Noise High Speed Output Buffer
KR100211078B1 (en) Half latch circuit
KR970055512A (en) Data output buffer
KR960042729A (en) Multiplexer for Memory Devices
KR980004959A (en) Sense amplifier control circuit
KR960016138A (en) Availability delay circuit
KR970055149A (en) I / O circuit
KR970003222A (en) Self-Timed Logic Combination Circuit
KR970019074A (en) Control latch circuit in input buffer
KR970013745A (en) Low power consumption mode discrimination circuit
KR970068167A (en) Tri-state output circuit
JPH033263A (en) Semiconductor integrated circuit
KR940007650A (en) Micro computer
KR970022650A (en) Low speed controller for high speed computer

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

G160 Decision to publish patent application
PG1605 Publication of application before grant of patent

St.27 status event code: A-2-2-Q10-Q13-nap-PG1605

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 7

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 8

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 9

L13-X000 Limitation or reissue of ip right requested

St.27 status event code: A-2-3-L10-L13-lim-X000

U15-X000 Partial renewal or maintenance fee paid modifying the ip right scope

St.27 status event code: A-4-4-U10-U15-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 10

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 11

FPAY Annual fee payment

Payment date: 20060830

Year of fee payment: 12

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 12

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20070927

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20070927

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000