KR950008125B1 - Digital convergence control circuit - Google Patents

Abstract

No content.

Description

Digital convergence control circuit

1 is a block diagram of the present invention.

2 is an internal configuration diagram of a convergence signal processor.

3 (a) and 3 (b) are exemplary diagrams showing the difference between the normal convergence and the same convergence.

4 is a flow chart of the present invention.

5 is a waveform diagram for convergence correction.

6 is a vertical and horizontal parallel wave composite wave diagram.

* Explanation of symbols for main parts of the drawings

102, 103: convergence signal processing unit 104: generator

106: amplifier 105,105a, 105b: D / A converter

107: Register 108: Clock Generator

109: Memory 110: Convergence Yoke

111: CRT 112: microcomputer control unit

113: cursor generator 114: Joe government

105c, 105e: multiplier 105d: adder

BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a digital convergence circuit. In particular, by adjusting the convergence using digital technology in a television or a monitor of a British screen, the duplication of the circuit and the excess of the adjustment point, which are disadvantages of the analog adjustment circuit, are lost. The present invention relates to an improved digital convergence adjustment circuit.

In general, the convergence control circuit requires three electron beams to be focused on one point on the shadow mask and mask in order to obtain an even color image in the three-color electronic layer color receiving tube of red, blue, and green. Focusing on is the static convergence, and deflecting the positive convergence on one beam deteriorates the concentration of the beam around the screen, which compensates for the dynamic convergence.

The constant convergence adjusts three radial convergence magnets and lateral magnets to overlap three colors of the image in the center of the screen. To correct color irregularities.

In this case, it is necessary to match both the vertical and horizontal deflections, so that the vertical and horizontal convergence coils are wound, and the two are alternately adjusted to reduce color scattering.

In addition, the conventional magnetic convergence uses six magnets for convergence of 2 poles, 4 poles and 6 poles, and analog equal convergence divides the screen into arbitrary parts for accurate adjustment of convergence compared to the constant convergence. Convergence was adjusted by setting a convergence circuit according to the portion.

Conventional positive convergence adjustment as described above has the disadvantage that accurate adjustment is not possible because it is for the adjustment of the entire screen, but it was a setting that did not matter the degree of false convergence in a small screen or a high resolution receiver. However, in the case of a projection TV where the screen is enlarged, the signal is fixed, and the screen and the main body are separately watched, accurate convergence is required.

In particular, when the TV or monitor is projection type and separates the screen from the main body, the convergence must be adjusted every time the position is moved, so the conventional full conversion cannot be used.

Invented by this need, the same convergence circuit was used, but until now, the analog circuit is used, and its configuration is very complicated and many adjustment points are uneconomical. Also, the analog circuit is difficult to divide the screen into fine divisions. There was a problem that was difficult to do.

An object of the present invention for solving the above problems is to introduce a digital technology to freely set the number of adjustable sections on the screen according to the memory capacity, and digital convergence adjustment circuit for correcting the partition portion by the digital technology It is about.

A feature of the present invention for achieving the above object is, in the configuration for exactly matching the three colors (red, blue, green) in the image device expressing various colors through the CRT, generating horizontal and vertical parabolic wave Three-color convergence signal processing units 101 to 103 using means for using the oscillator 104, addresses and data generated by the adjusting unit 114, the microcomputer 112 control unit, and the cursor generator 113 for adjusting the cursor position. And a means for inputting the clock generated from the clock generator 108 to the three-color convergence signal processing units 101 to 103 to control the convergence yoke 110 according to the three-color processing.

Hereinafter, exemplary embodiments of the present invention will be described with reference to the accompanying drawings.

1 is a configuration diagram of the present invention, which is a convergence circuit provided in a CRT of a TV or a monitor. The adjusting unit 114 is connected to the microcomputer 112, and the microcomputer 112 receives the cursor data from the cursor generator 1313 through the address bus ADDRESS BUS and the data bus RED. To the convergence signal processing units 101 to 103 for each of the green, green, and blue colors.

A horizontal and vertical parallel wave generator (PARABOLA PULSE) generator 104 is connected to supply two horizontal and vertical output signals to the convergence signal processing unit 101-103, and the output of the clock generator 108 is the convergence signal processing unit ( The memory 109 and the register 107 in the 101-103 are connected to the memory 109, and the memory 109 connects power to the power supply terminal Vcc, and also stores the data storage battery B through the quick charge prevention resistor R1. ₁ ) and the output of the memory 109 is connected to the register 107 via a data bus.

The output of the resist 107 is converted into an analog signal in the D / A converter 105 for converting the digital signal into an analog signal and connected to the convergence yoke 110a of the CRT 111 through an amplifier 106. At this time, the output of the convergence signal processing unit 102 and 103 is also connected to the yokes 110b and 110c of the convergence yoke 1 10 through the same path as that of the convergence signal processing unit 101, respectively. Configure to adjust convergence.

A preferred operation example of the digital convergence adjustment circuit according to the present invention configured as described above is as follows. Convergence in a TV or monitor is caused by a mismatch between the connection points of the electron beams fired from the three guns of red, green, and blue (R, G, B). It appears as a dotted line in the figure, but the entire screen is distorted uniformly as shown in (a) and scattered in a vertical or horizontal direction of a part of the screen as shown in (b).

Convergence misalignment in the above-mentioned (a) can be corrected to some extent even with the conventional converged yoke, but as shown in (b), only a part of the screen is scattered.

In order to correct the convergence scattering as shown in (b), it was determined whether the dotted line part (scattered color) was red, green, or blue (R, G, B), and the color to be adjusted was selected (see fourth).

FIG. 3 shows that when the cursor W is positioned at the position to be adjusted as shown in (c) and the convergence is adjusted using the adjusting unit 114, the microcomputer 112 control unit displays the address and the adjustment data corresponding to the cursor W position. To the convergence signal processor 101-103, and if the selected cursor W is red, the convergence signal processor 101 is green, and if it is green, the convergence signal processor 102 is blue. If so, it is sent to the convergence signal processing unit 103, respectively.

In addition, the address and adjustment data are input to the memory 109 in the convergence signal processing unit 101-103, which stores data corresponding to the selected address and according to the clock of the clock generator 108. Data is sent to register 107 and the data in register 107 is passed to D / A converter 105.

As shown in FIG. 2, the internal structure and processing of the D / A converter 105 include two D / A converters 105a for horizontal and vertical correction data inputted from the register 107. Are input to 105b).

First, the horizontal correction data inputted to the horizontal D / A converter 105a is converted into an analog signal and shown on the output side O ₁ as shown in the wave b of FIG. 5, and the output is sent to the multiplier 105 c. In this case, the horizontal parallel wave waveform output from the horizontal and vertical parallel wave oscillator 104 becomes the same as the waveform (a) of FIG. 5 and is input to the other input terminal of the multiplier 105c.

The two signals input to the multiplier 105c are multiplied and then input to the adder 105d in the same manner as the waveform (c) of FIG. 5, and the vertical correction data is vertical D / A in the same process as the horizontal correction data. It is input to the adder 105d via a converter 105b and a multiplier 105e.

The signals output from the two multipliers 105c and 105e input to the adder 105d appear as waveforms (a) of FIG. 6 after the addition, and the waveforms (a) correspond to the horizontal parameterizers on the vertical parameter waveforms. The waveform is added and waveform (b) is the original magnified partial waveform of the waveform (a).

The output of the adder 105d is amplified by the amplifier 106 and sent to the yoke 110a in the converged yoke 110 to adjust the desired convergence.

If the color selected by the multiplier 105c was GREEN as described above, the convergence correction output would be applied to the yoke 110c if the yoke 110b was blue.

In addition, in the D / A converter 105 of FIG. 2, the horizontal and vertical D / A converters 105a and 105b and the multipliers 105c and 105e may be configured as one integrated circuit (IC). In this case, the multiple wave is connected to the REFERENCE VOLTAGE terminal of the D / A converter.

By providing the digital convergence adjustment circuit according to the present invention, which operates as described above, it is possible to divide the entire screen into fine sections so that any adjustment can be made so that a clear image can be viewed on a large screen or a high resolution screen. By constructing a complex configuration in a circuit with a digital circuit, it is possible to reduce the number of parts, thereby improving economic efficiency and functional reliability.

Claims (3)

Means for using an oscillator (10 4) for generating horizontal and vertical parabolic waves in a configuration for accurately matching three colors (red, blue, green) in an imaging apparatus expressing various colors through a CRT; Means for controlling the three-color convergence signal processing units 101-103 by using the address and data generated by the adjusting unit 114, the microcomputer 112 control unit, and the cursor generator 113 for adjusting the cursor position; And a means for inputting a clock generated from the clock generator 108 to the three-color convergence signal processing units 101 to 103 to control the convergence yoke 110 according to the three-color processing. Circuit. 2. The three-color convergence signal processing section (101-103) uses a memory (109) capable of storing adjustment data for adjusting the cursor position and a register (107) capable of latching data by clock pulses. Means for controlling the adjustment data; Means for using the D / A converter 105 to adjust the adjustment data of the register 107 with the reference wave generated by the oscillator 104; And means for adjusting the convergence of the image by amplifying the output signal of the D / A converter (105) and inputting it to the convergence yoke (110). The D / A converter 105a and 105b of claim 2, wherein the D / A converter 105 converts the horizontal / vertical correction data input from the register 107 into analog. Means for multiplying the output of 105a and 105b with the horizontal / vertical Faraval wave generated from oscillator 104 using multipliers 105c and 105e; And means for summing outputs of the multipliers (105c, 105e) by using an adder (105d) to the amplifier (106).

Images