[go: up one dir, main page]

KR950006965B1 - Forming method of zn3p2 epitaxial thin film - Google Patents

Forming method of zn3p2 epitaxial thin film Download PDF

Info

Publication number
KR950006965B1
KR950006965B1 KR1019910016478A KR910016478A KR950006965B1 KR 950006965 B1 KR950006965 B1 KR 950006965B1 KR 1019910016478 A KR1019910016478 A KR 1019910016478A KR 910016478 A KR910016478 A KR 910016478A KR 950006965 B1 KR950006965 B1 KR 950006965B1
Authority
KR
South Korea
Prior art keywords
layer
inp
thin film
single crystal
crystal thin
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1019910016478A
Other languages
Korean (ko)
Other versions
KR930006964A (en
Inventor
박효훈
이중기
Original Assignee
재단법인한국전자통신연구소
경상현
한국전기통신공사
이해욱
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 재단법인한국전자통신연구소, 경상현, 한국전기통신공사, 이해욱 filed Critical 재단법인한국전자통신연구소
Priority to KR1019910016478A priority Critical patent/KR950006965B1/en
Publication of KR930006964A publication Critical patent/KR930006964A/en
Application granted granted Critical
Publication of KR950006965B1 publication Critical patent/KR950006965B1/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H10P14/20

Abstract

내용 없음.No content.

Description

InP(인듐인)계 반도체 결정내에 Zn3P2(아연인화합물) 에피택셜 박막을 형성시키는 방법A method of forming a Zn3P2 (zinc phosphorus compound) epitaxial thin film in an InP (indium phosphorus) semiconductor crystal

제1도 내지 제6도는 본 발명의 제조공정을 나타내는 단면도.1 to 6 are cross-sectional views showing the manufacturing process of the present invention.

* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings

1 : InP 반도체 기판1: InP semiconductor substrate

2 : InxGa1-xAsyP1-y(1>x≥0.53, 0<y≤1) 반도체 에피탁시층2: In x Ga 1-x As y P 1-y (1> x≥0.53, 0 <y≤1) semiconductor epitaxy layer

3 : InxGa1-xAsyP1-y층 내에 In이 혼합된 Inx'Ga1-x'AsyP1-y영역 3: In x Ga 1-x As y P a In x In 1-y layer is mixed in the 'Ga 1-x' As y P 1-y area

4 : InP 기판에 Ga이 혼합된 Inx''Ga1-x''P영역4: In x '' Ga 1-x '' P region where Ga is mixed on the InP substrate

5 : Zn3P2석출층5: Zn 3 P 2 precipitation layer

본 발명은 InP계 반도체 재료내에 Zn3P2반도체의 에피택셜층을 형성시키는 방법에 관한 것으로, InxGax -1AsyP1-y/InP(1>x≥0.53, 0<y≤1) 이종접합 구조에 아연(Zn)을 확산시키면 이종접합 구조가 그 계면 가까이에서 In과 Ga의 혼합에 의해 Inx'Ga1-x'AsyP1-y/Inx''Ga1-x''P으로 합금화되면서 Inx''Ga1-x''P영역내에 Zn3P2에피택셜층을 효과적으로 성장시키는 방법에 관한 것이다.The present invention relates to a method for forming an epitaxial layer of a Zn 3 P 2 semiconductor in an InP-based semiconductor material, wherein In x Ga x -1 As y P 1-y /InP(1>x≥0.53, 0 <y≤ 1) When zinc (Zn) is diffused into the heterojunction structure, the heterojunction structure is formed by mixing In and Ga near the interface thereof, and In x ' Ga 1-x' As y P 1-y / In x '' Ga 1- The present invention relates to a method of effectively growing a Zn 3 P 2 epitaxial layer in an In x '' Ga 1-x '' P region while alloying with x '' P.

Zn3P2결정은 밴드갭이 1.5eV인 직접천이(direct transition)형의 반도체 재료로서 지구대기권(air mass1, AM1)에서 태양칩을 검출할 수 있는 가장 이상적인 재료로 알려져 있다.Zn 3 P 2 crystal is a direct transition semiconductor material with a bandgap of 1.5 eV and is known as the most ideal material for detecting solar chips in the air atmosphere (AM1).

이러한 특성으로 Zn3P2는 태양전지, 광다이오드, 광전집적소자등에 활용될 가능성이 매우 큰 재료이다.Due to these characteristics, Zn 3 P 2 is very likely to be used in solar cells, photodiodes, and photonic integrated devices.

지금까지 Zn3P2박막은 vapor transpor, hot-wall 증착, 광촉진 화학증착(Photo CVD) 방법등으로 성장되고 있으며, 박막을 성장시킬 기판은 주로 Si 기판이나 Mg 기판등이 사용되고 있다.Until now, Zn 3 P 2 thin films have been grown by vapor transporation, hot-wall deposition, photo CVD, and the like. Si substrates and Mg substrates are mainly used for growing thin films.

이상의 방법으로 제조된 Zn3P2박막은 대부분 다결정 박막이다. 다결정의 Zn3P2박막을 이용하는 주된 이유는 단결정 박막을 얻는 것보다 제조방법이 용이하고 비용이 저렴하여 태양전지로의 실용화에 유리하기 때문이었다.The Zn 3 P 2 thin films produced by the above method are mostly polycrystalline thin films. The main reason for using a polycrystalline Zn 3 P 2 thin film is that the production method is easier and cheaper than a single crystal thin film, which is advantageous for practical use as a solar cell.

부수적인 이유로는 단결정의 박막을 에피택셜로 성장시킬 수 있는 적절한 반도체 기판이 없고, 기술적으로 에피택셜 성장이 매우 어려운 문제가 있었다.An additional reason is that there is no suitable semiconductor substrate capable of epitaxially growing single crystal thin films, and technically epitaxial growth is very difficult.

이러한 기술적인 문제점에도 불구하고, 단결정의 박막을 얻을 경우 재료의 특성은 다결정 박막보다 탁월한 장점이 있으므로, 단결정 박막을 성장시킬 수 있다면 고성능의 태양전지가 요구되는 특수한 용도로 사용될 수 있을 것이다.In spite of these technical problems, the material properties of the monocrystalline thin film are superior to the polycrystalline thin film. Therefore, if the single crystal thin film can be grown, it may be used for special applications requiring high performance solar cells.

특히, 광전재료로 널리 활용되고 있는 InP계 기판위에 단결정을 성장시킬 경우 Zn3P2/InP 에피택셜 구조로써 광전집적소자를 제조할 수 있는 재료로 유용하게 활용될 수 있을 것이다.In particular, when single crystals are grown on InP-based substrates that are widely used as photoelectric materials, Zn 3 P 2 / InP epitaxial structures may be useful as materials for fabricating photoelectric integrated devices.

본 발명에서는 GaInAsP/InP 이종구조에 Zn를 확산시켜 Zn3P2박막을 형성시키는 방법을 사용하는데, 이와 유사한 방법으로 In0.53Ga0.47As/InP 초격자나 GaInAsP/InP 초격자에 Zn를 확산시켜 Zn3P2/Zn3As2초격자 에피택셜층이 형성된 결과가 보고된 바가 있다.In the present invention, a method of forming a Zn 3 P 2 thin film by diffusing Zn in a Ga In AsP / InP heterostructure, in a similar manner, is performed on In 0.53 Ga 0.47 As / InP superlattice or Ga In AsP / InP superlattice. Zn was diffused to form a Zn 3 P 2 / Zn 3 As 2 superlattice epitaxial layer.

그러나 상기 GaInAsP/InP(또는 GaInAsP/InP) 초격자를 사용한 경우는 수 내지 수십 nm(10-9m) 두께의 매우 얇은 Zn3P2/Zn3As2다층구조가 얻어지게 되는데, 이 구조에서 밴드갭이 Zn3P2와 다른 Zn3As2박막층이 공존하여 태양전지로서 활용 가치가 적고, 또한 이들 박막의 두께가 일반적인 태양전지로 제작될 수 있는 적정 두께에 비해 지나치게 얇은 단점이 있다.However, when the Ga In AsP / InP (or Ga In AsP / InP) superlattice is used, a very thin Zn 3 P 2 / Zn 3 As 2 multilayer structure having a thickness of several to tens of nm (10 -9 m) is obtained. In this structure, Zn 3 P 2 and other Zn 3 As 2 thin film layers coexist, which is less useful as a solar cell, and the thickness of these thin films is too thin compared to an appropriate thickness that can be manufactured with a general solar cell. There is this.

따라서 본 발명의 목적은 광전재료로의 용융을 위해 InP계 기판위에 특성이 뛰어난 Zn3P2단결정 박막을 성장시키는 방법을 제공하는 것이다.Accordingly, an object of the present invention is to provide a method for growing a Zn 3 P 2 single crystal thin film having excellent properties on an InP substrate for melting into an optoelectronic material.

상기한 목적을 달성하기 위하여 본 발명은 반도체 결정상에 에피택셜층을 성장시키는 방법에 있어서, InP 기판상에InxGa1-xAsyP1-y(1>x≥0.53, 0<y<1) 단결정 박막을 성장시키는 단계와, Zn 확산원을 이용하여 온도 450℃ 내지 700℃에서 1시간~20시간 열처리함으로써 상기 InP 기판과 InxGa1-xAsyP1-y단결정 박막층의 이종접합 구조내에 Zn이 확산되어 상기 InP 기판과 상기 InxGa1-xAsyP1-y단결정 박막층의 이종접합 구조가 Inx'Ga1-x'AsyP1-y단결정 박막층과 Inx''Ga1-x''P 단결정 박막층의 구조로 혼합되면서 상기 Inx''Ga1-x''P 단결정 박막층 내에 Zn3P2층이 석출되는 단계를 포함한다.In order to achieve the above object, the present invention provides a method for growing an epitaxial layer on a semiconductor crystal, in which In x Ga 1-x As y P 1-y (1> x ≧ 0.53, 0 <y <) on an InP substrate. 1) growing a single crystal thin film, and heat treating the Zn diffusion source at a temperature of 450 ° C. to 700 ° C. for 1 hour to 20 hours to form a heterogeneous layer of the InP substrate and the In x Ga 1-x As y P 1-y single crystal thin film layer. Zn diffuses in the junction structure, and the heterojunction structure of the InP substrate and the In x Ga 1-x As y P 1-y single crystal thin film layer is In x ' Ga 1-x' As y P 1-y single crystal thin film layer and In x. as the mixing '' Ga 1-x '' P structure of the single-crystal thin film layer includes a step in which the precipitation of Zn 3 P 2 layer in the in x '' Ga 1-x '' P single crystal thin film layer.

본 발명의 상세한 공정을 첨부된 도면을 참조하여 설명하면 다음과 같다.The detailed process of the present invention will be described below with reference to the accompanying drawings.

제1도는 InP 반도체 기판(1)을 도시한 것이다.1 shows an InP semiconductor substrate 1.

[제1공정][Step 1]

제2도에 도시한 바와같이 InP기판(1)위에 격자정합된 InxGa1-xAsyP1-y(1>x≥0.53, 0<y≤1) 단결정 박막(2)을 에피택셜 구조로 성장시키는 단계이다.As shown in FIG. 2, the single crystal thin film 2 of In x Ga 1-x As y P 1-y (1> x≥0.53, 0 <y≤1) lattice matched on the InP substrate 1 is epitaxially formed. It is a step of growing into a structure.

상기 InP 기판(1)에 격자정합된 InxGa1-xAsyP1-y의 조성은 x=(1-0.4836y)/(1-0.31y)의 관계로 주어지며, 임의의 y에 대한 x의 허용범위는 ±0.02y로 한다.The composition of In x Ga 1-x As y P 1-y lattice matched to the InP substrate 1 is given by the relationship of x = (1-0.4836y) / (1-0.31y), The allowable range for x is ± 0.02y.

상기 InxGa1-xAsyP1-y층(2) 조성에 있어서 y=1일 때는 InxGa1-xAs의 삼원합금에 해당된다.In the In x Ga 1-x As y P 1-y layer 2 composition, when y = 1, it corresponds to a ternary alloy of In x Ga 1-x As.

에피택셜 성장방법은 일반적으로 사용되고 있는 반도체 박막의 결정성장법, 즉 액상에피택시(Liquid phase epitaxy), 기상 에피택시(Vapor phase epitaxy) 유기금속 화학증착(Metalorganic chemical vapor deposition), 화합물 분사전 에피택시(Chemical beam epitaxy) 방법 등이 사용될 수 있다.The epitaxial growth method is a crystal growth method of a semiconductor thin film which is generally used, that is, liquid phase epitaxy, vapor phase epitaxy, metalorganic chemical vapor deposition, and epitaxy before compound injection. (Chemical beam epitaxy) method or the like can be used.

[제2공정][Step 2]

InxGa1-xAsyP1-y/InP 이종접합 구조를 이루는 층(2)와 기판(1)의 내부로 Zn을 확산시키는 단계로서 제3도에 도시하였다. 이 공정에서 Zn의 확산원은 일반적인 열확산법으로 사용되고 있는 Zn3P2분말, ZnP2분말 또는 이들의 혼합분말을 사용할 수 있다.In FIG. 3, Zn is diffused into the substrate 2 and the layer 2 forming the In x Ga 1-x As y P 1-y / InP heterojunction structure. In this process, Zn 3 P 2 powder, ZnP 2 powder or a mixed powder thereof may be used as the diffusion source of Zn.

또한, InGaAsP층(2)의 표면을 보호시키기 위해 Zn3P2+InP+GaAs의 혼합분말을 사용할 수 있다.In addition, in order to protect the surface of the InGaAsP layer 2, a mixed powder of Zn 3 P 2 + InP + GaAs can be used.

확산을 위한 열처리는 450℃ 내지 700℃의 온도에서 1시간, 20시간 열처리한다.Heat treatment for diffusion is heat-treated for 1 hour, 20 hours at a temperature of 450 ℃ to 700 ℃.

상기 Zn확산공정에 의해 Zn3P2층(5)가 형성되는 과정은 다음과 같다.The process of forming the Zn 3 P 2 layer 5 by the Zn diffusion process is as follows.

먼저, Zn의 확산에 의해 InxGa1-xAsyP1-y/InP(층(2)와 기판(1)) 이종접합 구조의 계면에서 In원소와 Ga원소의 상호혼합이 촉진된다.First, Zn diffusion promotes mutual mixing of In elements and Ga elements at the interface of the heterojunction structure of In x Ga 1-x As y P 1-y / InP (layer 2 and substrate 1).

여기서 Zn 확산으로 As 원소와 P원소의 상호혼합은 촉진되지 않는다.In this case, the intermixing between the As element and the P element is not promoted by Zn diffusion.

이러한 In-Ga 상호혼합에 의해 계면의 위쪽에 In이 혼합된 Inx'Ga1-x'AsyP1-y영역(3)과 계면 아래쪽에 Ga이 혼합된 Inx''Ga1-x''P 영역(4)이 형성된 것을 제4도에 도시하였다.By the In-Ga intermixing, In x ' Ga 1-x' As y P 1-y region (3) in which In is mixed at the top of the interface and In x '' Ga 1-x in which Ga is mixed at the bottom of the interface '' P region 4 is shown in FIG. 4.

다음 Zn 확산이 충분하게 지속되면, Inx''Ga1-x''P영역(4)내에 Zn3P2결정(5)이 에피택셜층으로 석출된다.If the next Zn diffusion is sufficiently maintained, Zn 3 P 2 crystals 5 are deposited into the epitaxial layer in the In x '' Ga 1-x '' P region 4.

Zn3P2에피택셜층(5)이 형성되는 원리는 섬아연광(zincblende) 격자구조를 갖는 InP 결정에 Ga이 혼합될수록 격자상수가 점차 작아져 특정한 x'' 조성을 갖는 Inx''Ga1-x''P 합금이 되면 정방(tetragonal) 격자구조를 갖는 Zn3P2결정과 a, b, c 축방향으로 2×2×2의 배열로 격자정합될 수가 있어, 이 특정한 Inx''Ga1-x''P 영역에 Zn3P2결정이 우선적으로 석출되는 것이다.The principle that the Zn 3 P 2 epitaxial layer 5 is formed is that as the Ga is mixed with the InP crystal having a zincblende lattice structure, the lattice constant gradually decreases, thereby In x '' Ga 1- having a specific x '' composition. An x '' P alloy can be lattice matched to a Zn 3 P 2 crystal with tetragonal lattice structure in an array of 2 x 2 x 2 in the a, b, and c axial directions, thus providing a specific In x '' Ga Zn 3 P 2 crystals preferentially precipitate in the 1-x '' P region.

여기서 Zn 확산과 In과 Ga의 혼합은 InGaAsP/InP(층(2)와 기판(1)) 사이의 계면에 평행한 방향으로 균일하게 진행되기 때문에 Zn3P2와 격자정합을 이룰 수 있는 특정한 x'' 조성을 갖는 Inx''Ga1-x''P의 특정한 영역은 계면에 평행한 방향으로 펼쳐지게 되어 제5도와 같이 층상의 Zn3P2석출물(5)이 형성되는 것이다.Here, Zn diffusion and the mixing of In and Ga proceed uniformly in the direction parallel to the interface between InGaAsP / InP (layer 2 and substrate 1), so that a specific x can form a lattice match with Zn 3 P 2. The specific region of `` In x '' Ga 1-x '' P having the `` composition '' is unfolded in a direction parallel to the interface to form a layered Zn 3 P 2 precipitate 5 as shown in FIG.

[제3공정][Step 3]

Zn3P2층(5) 위의 InGaASP층(2), (3)과 Inx''Ga1-x''P층(4)을 식각하는 공정으로 제6도에 도시하였다.Zn 3 P 2, layer 5 is shown as InGaASP layer (2), (3) and In x '' Ga 1-x '' P step of etching the layer (4) above in Figure 6.

Inx''Ga1-x''P층(4)내에 생성된 Zn3P2에피택셜층(5)은 그 활용목적에 따라 제5도 구조 그대로 사용하거나, 아니면 제6a도와 같이 InxGa1-xAsyP1-y층(2)과 Inx'Ga1-x'AsyP1-y층(3)을 제거시킨 구조, 또는 제6b도와 같이 Zn3P2층(5)위의 Inx''Ga1-x''P(4)까지 제거시킨 구조로 사용할 수 있다.The Zn 3 P 2 epitaxial layer 5 formed in the In x `` Ga 1-x '' P layer 4 may be used as it is in FIG. 5, or may be In x Ga as in FIG. 6a. A structure in which the 1-x As y P 1-y layer (2) and the In x ' Ga 1-x' As y P 1-y layer (3) were removed, or the Zn 3 P 2 layer (5) as shown in FIG. In x '' Ga 1-x '' P (4) can be used to remove the structure.

제6a도와 같이 Inx''Ga1-x''P층(4) 위의 InGaAsP층들(2)와 (3)의 제거는 상온에서 H3PO4: H2O2: H2O(=1 : 1 : 5~1 : 1 : 25)의 용액을 사용하여 습식식각(wet etching)으로 달성할 수 있다.As shown in FIG. 6A, the removal of the InGaAsP layers 2 and 3 on the In x `` Ga 1-x '' P layer 4 is performed at room temperature by H 3 PO 4 : H 2 O 2 : H 2 O (= 1: 1: 5 ~ 1: 1: 25) using a solution can be achieved by wet etching (wet etching).

상기한 바와같이 본 발명은 InP계 반도체내에 Zn3P2층을 형성시킴으로써 특성이 뛰어난 광전재료를 얻을 수 있을 뿐만 아니라 두꺼운 Zn3P2단결정을 성장시킬 수 있어 높은 효율의 태양전지의 제작이 가능하다.As described above, according to the present invention, a Zn 3 P 2 layer can be formed in an InP-based semiconductor to obtain a photovoltaic material having excellent properties as well as to grow a thick Zn 3 P 2 single crystal, thereby making it possible to manufacture a highly efficient solar cell. Do.

Claims (4)

반도체결정상에 에피택셜층을 성장시키는 방법에 있어서, InP기판(1)상에 격자정합된 InxGa1-xAsyP1-y(1>x≥0.53, 0<y≤1 ; x=(1-0.4836y)/(1-0.31y)±0.02y) 단결정 박막(2)을 성장시키는 단계와, Zn 확산원을 이용하여 온도 450℃ 내지 700℃에서 약 1시간 내지 20시간 동안 열처리함으로써 상기 InP기판(1)과 상기 InxGa1-xAsyP1-y단결정 박막층(2)의 이종접합 구조내에 Zn이 확산되어 상기 InP 기판(1)과 상기 InxGa1-xAsyP1-y단결정 박막층(2)의 이종접합 구조가 Inx'Ga1-x'AsyP1-y단결정 박막층(3)과 Inx''Ga1-x''P 단결정 박막층(4)의 구조로 혼합되면서 상기 Inx''Ga1-x''P 단결정 박막층(4)내에 Zn3P2(5)가 석출되는 단계를 포함하는 것을 특징으로 하는 InP계 반도체 내에 Zn3P2에피택셜층을 형성시키는 방법.In the method of growing an epitaxial layer on a semiconductor crystal, In x Ga 1-x As y P 1-y lattice matched on an InP substrate 1 (1> x ≧ 0.53, 0 <y ≦ 1; x = (1-0.4836y) / (1-0.31y) ± 0.02y) growing the single crystal thin film 2 and heat-treating for about 1 to 20 hours at a temperature of 450 ° C. to 700 ° C. using a Zn diffusion source. Zn is diffused into the heterojunction structure of the InP substrate 1 and the In x Ga 1-x As y P 1-y single crystal thin film layer 2 so that the InP substrate 1 and the In x Ga 1-x As y The heterojunction structure of the P 1-y single crystal thin film layer (2) is In x ' Ga 1-x' As y P 1-y single crystal thin film layer (3) and In x '' Ga 1-x '' P single crystal thin film layer (4) Zn 3 P 2 epi in the InP-based semiconductor, comprising the step of depositing Zn 3 P 2 (5) in the In x '' Ga 1-x '' P single crystal thin film layer 4 while being mixed in the structure of Method of Forming a Tactical Layer. 제1항에 있어서, 상기 Zn3P2층(5)상의 상기 InxGa1-xAsyP1-y층(2)과 상기 InxGa1-xAsyP1-y층(3) 및 상기 Inx''Ga1-x''P층(4)을 선택적으로 식각하는 단계를 부가적으로 포함하는 것을 특징으로 하는 InP계 반도체 내에 Zn3P2에피택셜층을 형성하는 방법.The In x Ga 1-x As y P 1-y layer (2) and the In x Ga 1-x As y P 1-y layer (3) on the Zn 3 P 2 layer (5). And selectively etching the In x '' Ga 1-x '' P layer (4). 12. A method of forming a Zn 3 P 2 epitaxial layer in an InP-based semiconductor. 제2항에 있어서, 상기 InxGa1-xAsyP1-y층(2)과 상기 Inx'Ga1-x'AsyP1-y층(3) 및 상기 Inx''Ga1-x''P층(4)을 선택적으로 식각하기 위하여 H3PO4: H2O2: H2O(1 : 1 : 5 내지 l : 1 : 25)의 용액을 사용하여 습식식각하는 것을 특징으로 하는 InP계 반도체 내에 Zn3P2에피택셜층을 형성하는 방법.3. The In x Ga 1-x As y P 1-y layer (2) and the In x ' Ga 1-x' As y P 1-y layer (3) and the In x '' Ga Wet etching using a solution of H 3 PO 4 : H 2 O 2 : H 2 O (1: 1: 5 to l: 1: 25) to selectively etch the 1-x '' P layer 4 A method of forming a Zn 3 P 2 epitaxial layer in an InP-based semiconductor. 제1항에 있어서, 상기 Zn 확산원은 Zn3P2, ZnP2, Zn3P2+ZnP2, Zn3P2+InP, Zn3P2+InP+GaAs인 것을 특징으로 하는 InP계 반도체내에 Zn3P2에피택셜층을 형성하는 방법.The InP-based semiconductor according to claim 1, wherein the Zn diffusion source is Zn 3 P 2 , ZnP 2 , Zn 3 P 2 + ZnP 2 , Zn 3 P 2 + InP, Zn 3 P 2 + InP + GaAs. A method of forming a Zn 3 P 2 epitaxial layer within.
KR1019910016478A 1991-09-20 1991-09-20 Forming method of zn3p2 epitaxial thin film Expired - Fee Related KR950006965B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019910016478A KR950006965B1 (en) 1991-09-20 1991-09-20 Forming method of zn3p2 epitaxial thin film

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019910016478A KR950006965B1 (en) 1991-09-20 1991-09-20 Forming method of zn3p2 epitaxial thin film

Publications (2)

Publication Number Publication Date
KR930006964A KR930006964A (en) 1993-04-22
KR950006965B1 true KR950006965B1 (en) 1995-06-26

Family

ID=19320203

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910016478A Expired - Fee Related KR950006965B1 (en) 1991-09-20 1991-09-20 Forming method of zn3p2 epitaxial thin film

Country Status (1)

Country Link
KR (1) KR950006965B1 (en)

Also Published As

Publication number Publication date
KR930006964A (en) 1993-04-22

Similar Documents

Publication Publication Date Title
US4159354A (en) Method for making thin film III-V compound semiconductors for solar cells involving the use of a molten intermediate layer
Yamamoto et al. Metalorganic chemical vapor deposition growth of InN for InN/Si tandem solar cell
US5738732A (en) Solar cell and manufacturing method thereof
US5256550A (en) Fabricating a semiconductor device with strained Si1-x Gex layer
US4935384A (en) Method of passivating semiconductor surfaces
Kuech et al. Epitaxial growth of Ge on< 100> Si by a simple chemical vapor deposition technique
JPS63169717A (en) Semiconductor device
WO2010118529A1 (en) Base structure for iii-v semiconductor devices on group iv substrates and method of fabrication thereof
JPS6329928A (en) Method of making gallium arsenite grow on silicon by epitaxial growth
JPH01296673A (en) Iii-v compound semiconductor device
Ohmachi et al. The heteroepitaxy of Ge on Si (100) by vacuum evaporation
KR101110592B1 (en) Manufacture of cadmium mercury telluride
US8431815B2 (en) Photovoltaic device comprising compositionally graded intrinsic photoactive layer
US4948751A (en) Moelcular beam epitaxy for selective epitaxial growth of III - V compound semiconductor
US4216484A (en) Method of manufacturing electroluminescent compound semiconductor wafer
Ettenberg et al. The recombination properties of lattice‐mismatched In x Ga1− x P/GaAs heterojunctions
KR950006965B1 (en) Forming method of zn3p2 epitaxial thin film
US4216037A (en) Method for manufacturing a heterojunction semiconductor device by disappearing intermediate layer
Steiner et al. Silicon layers on polycrystalline silicon substrates—influence of growth parameters during liquid phase epitaxy
JPS63217672A (en) Composite semiconductor substrate
JP4431290B2 (en) Semiconductor element and semiconductor layer
JPS60218881A (en) Gaas solar battery
JPS63137414A (en) Method for manufacturing semiconductor thin film
Kouvetakis et al. Si-Ge-Sn technologies: From molecules to materials to prototype devices
JP2000031164A (en) Iii compound nitride semiconductor element

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

G160 Decision to publish patent application
PG1605 Publication of application before grant of patent

St.27 status event code: A-2-2-Q10-Q13-nap-PG1605

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

Fee payment year number: 1

St.27 status event code: A-2-2-U10-U11-oth-PR1002

FPAY Annual fee payment

Payment date: 19980313

Year of fee payment: 4

PR1001 Payment of annual fee

Fee payment year number: 4

St.27 status event code: A-4-4-U10-U11-oth-PR1001

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

Not in force date: 19990627

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

St.27 status event code: A-4-4-U10-U13-oth-PC1903

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R11-asn-PN2301

St.27 status event code: A-5-5-R10-R13-asn-PN2301

PC1903 Unpaid annual fee

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 19990627

St.27 status event code: N-4-6-H10-H13-oth-PC1903

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R11-asn-PN2301

St.27 status event code: A-5-5-R10-R13-asn-PN2301

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R11-asn-PN2301

St.27 status event code: A-5-5-R10-R13-asn-PN2301

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R11-asn-PN2301

St.27 status event code: A-5-5-R10-R13-asn-PN2301

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R11-asn-PN2301

St.27 status event code: A-5-5-R10-R13-asn-PN2301

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R11-asn-PN2301

St.27 status event code: A-5-5-R10-R13-asn-PN2301

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R11-asn-PN2301

St.27 status event code: A-5-5-R10-R13-asn-PN2301

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000