[go: up one dir, main page]

KR950001466A - Keyboard control circuit - Google Patents

Keyboard control circuit Download PDF

Info

Publication number
KR950001466A
KR950001466A KR1019930011999A KR930011999A KR950001466A KR 950001466 A KR950001466 A KR 950001466A KR 1019930011999 A KR1019930011999 A KR 1019930011999A KR 930011999 A KR930011999 A KR 930011999A KR 950001466 A KR950001466 A KR 950001466A
Authority
KR
South Korea
Prior art keywords
keyboard
control circuit
input
keyboard control
clock
Prior art date
Application number
KR1019930011999A
Other languages
Korean (ko)
Other versions
KR950007122B1 (en
Inventor
신원균
장철호
김대현
Original Assignee
김주용
현대전자산업 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김주용, 현대전자산업 주식회사 filed Critical 김주용
Priority to KR1019930011999A priority Critical patent/KR950007122B1/en
Publication of KR950001466A publication Critical patent/KR950001466A/en
Application granted granted Critical
Publication of KR950007122B1 publication Critical patent/KR950007122B1/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
    • G06F3/02—Input arrangements using manually operated switches, e.g. using keyboards or dials

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Human Computer Interaction (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Input From Keyboards Or The Like (AREA)

Abstract

본 발명은 컴퓨터 또는 단말기 등에서 사용하는 키보드에 관련된 제어 회로에 있어서, 키보드 제어 회로의 구성을 최적화 시킴으로써, 주문형 반도체 칩으로 구현시 사용 게이트의 수를 최대한으로 줄일 수 있는 키보드 제어 회로에 관한 것으로, 종래에는 병렬 포트 회로 블럭과 시프트 회로 블럭을 그대로 사용하여 키보드 제어회로를 구성하였으므로, 필요한 만큼의 크기보다도 불필요한 게이트의 첨가로 인해 상대적으로 칩의 크기가 커지게 되며, 그에 따른 비용도 증대되는 등의 문제점이 있었다.The present invention relates to a keyboard control circuit in a control circuit related to a keyboard used in a computer or a terminal, by optimizing the configuration of the keyboard control circuit, which can reduce the number of gates used when implemented as a custom semiconductor chip. Since the keyboard control circuit is configured using the parallel port circuit block and the shift circuit block as it is, the size of the chip is relatively increased due to the addition of unnecessary gates rather than the required size, resulting in increased cost. There was this.

본 발명은 이와같은 종래의 문제점을 감안하여, 키보드 제어 회로의 구성에 필요한 기능만을 추출하여 플립플롭과 기본 게이트들로 재 설계함으로써, 키보드 제어 회로의 구성을 최적화하여 재 구성한 것이다.In view of such a conventional problem, the present invention extracts only the functions necessary for the configuration of the keyboard control circuit and redesigns the flip-flops and the basic gates, thereby optimizing and reconfiguring the configuration of the keyboard control circuit.

Description

키보드 제어 회로Keyboard control circuit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제3도는 제1도의 키보드 제어 수단에 대한 상세 회로도.3 is a detailed circuit diagram of the keyboard control means of FIG.

Claims (3)

중앙 처리 장치(도시하지 않음)와 시스템 사이에 제어 신호 및 데이타를 전송하는 입/출력 병렬 수단(10)과; 이 입/출력 병렬 수단(10)의 제어 신호에 의해 수신된 키보드 클럭 및 데이타를 차례로 시프트시켜 중앙 처리 장치가 시프트된 데이타를 읽어갈 수 있도록 인터럽트 신호를 발생하는 키보드 제어 수단(20)을 포함하여 구성함을 특징으로 하는 키보드 제어 회로.Input / output parallel means (10) for transmitting control signals and data between a central processing unit (not shown) and the system; And a keyboard control means 20 for generating an interrupt signal so that the central processing unit can read the shifted data by sequentially shifting the keyboard clock and data received by the control signal of the input / output parallel means 10. Keyboard control circuit, characterized in that the configuration. 제1항에 있어서, 상기 입/출력 병렬 수단(10)은 중앙 처리 장치로부터 입력된 제어 신호의 조합에 의해 그에 대응하는 기능을 수행하는 디코더부(11)와: 이 디코더부(11)의 제어 신호에 의해 입력된 데이타를 래치하는 레지스터부(12)를 포함하여 구성함을 특징으로 하는 키보드 제어 회로.2. The decoder (11) according to claim 1, wherein the input / output parallel means (10) comprises: a decoder section (11) which performs a function corresponding thereto by a combination of control signals input from a central processing unit: control of the decoder section (11). And a register section (12) for latching data input by a signal. 제1항에 있어서, 상기 키보드 제어 수단(20)은 키보드를 통해 입력된 키보드 클럭을 중앙 처리 장치로부터 입력된 클럭에 의해 동기시키는 클럭 동기 회로부(21)와; 이 클럭 동기 회로부(21)를 통해 동기된 클럭에 의해 8비트의 키보드 데이타를 순차적으로 시프트시키는 시프트 레지스터부(22)와; 이 시프트 레지스터부(22)를 통해 모든 비트가 시프트되면 인터럽트 신호를 발생하여, 중앙 처리 장치가 시프트된 데이타를 읽어갈 수 있도록 하는 인터럽트 발생부(23)를 포함하여 구성함을 특징으로 하는 키보드 제어 회로.The apparatus of claim 1, wherein the keyboard control means (20) comprises: a clock synchronizing circuit (21) for synchronizing a keyboard clock input through a keyboard with a clock input from a central processing unit; A shift register section 22 for sequentially shifting 8-bit keyboard data by a clock synchronized through the clock synchronizing circuit section 21; And an interrupt generator 23 for generating an interrupt signal when all the bits are shifted through the shift register section 22 so that the CPU can read the shifted data. Circuit. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019930011999A 1993-06-30 1993-06-30 Keyboard control circuit KR950007122B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019930011999A KR950007122B1 (en) 1993-06-30 1993-06-30 Keyboard control circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019930011999A KR950007122B1 (en) 1993-06-30 1993-06-30 Keyboard control circuit

Publications (2)

Publication Number Publication Date
KR950001466A true KR950001466A (en) 1995-01-03
KR950007122B1 KR950007122B1 (en) 1995-06-30

Family

ID=19358251

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930011999A KR950007122B1 (en) 1993-06-30 1993-06-30 Keyboard control circuit

Country Status (1)

Country Link
KR (1) KR950007122B1 (en)

Also Published As

Publication number Publication date
KR950007122B1 (en) 1995-06-30

Similar Documents

Publication Publication Date Title
KR950009450A (en) Data Synchronization System and Method
KR970071218A (en) Serial communication port switching circuit
KR960042413A (en) Data processing system
KR950001466A (en) Keyboard control circuit
KR920015736A (en) Semiconductor integrated circuit
KR850004669A (en) Selection and locking circuits in arithmetic function circuits
KR920006870A (en) Data processing device
KR900001618Y1 (en) Speed conversion selection circuit of central processing unit (CPU)
KR960032930A (en) Data transfer circuit
KR960016265B1 (en) Private line selection circuit for digital key-phone system
KR910010325A (en) Data transmission system using personal computer
KR970049317A (en) Interface device of computer
KR900019388A (en) Scan Data Conversion Circuit
SU1621143A1 (en) Ik-type flip-flop
KR940007700A (en) Mouse and Keyboard Compatible Devices
KR960035206A (en) Clock Skew Canceller
KR970055594A (en) Logic decoding circuit in PPM communication method
KR890017612A (en) Program counter of programmable logic controller
KR970049619A (en) interface
KR970049289A (en) Controllable Hardware Reset Circuit
KR950022358A (en) Frame Shift Synchronization Circuit of Digital Transmission System
KR930020843A (en) Clock signal selection circuit
KR950001471A (en) Modem operation status display device
KR890006041A (en) Tone decoder
KR930014046A (en) Data interface device between computer and smart card

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19930630

PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 19930630

Comment text: Request for Examination of Application

PG1501 Laying open of application
G160 Decision to publish patent application
PG1605 Publication of application before grant of patent

Comment text: Decision on Publication of Application

Patent event code: PG16051S01I

Patent event date: 19950531

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 19950930

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 19951026

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 19951026

End annual number: 3

Start annual number: 1

PR1001 Payment of annual fee

Payment date: 19980407

Start annual number: 4

End annual number: 4

PR1001 Payment of annual fee

Payment date: 19990517

Start annual number: 5

End annual number: 5

PR1001 Payment of annual fee

Payment date: 20000518

Start annual number: 6

End annual number: 6

PR1001 Payment of annual fee

Payment date: 20010525

Start annual number: 7

End annual number: 7

FPAY Annual fee payment

Payment date: 20020517

Year of fee payment: 8

PR1001 Payment of annual fee

Payment date: 20020517

Start annual number: 8

End annual number: 8

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee