[go: up one dir, main page]

KR940010170B1 - CCD Burn-in driver board - Google Patents

CCD Burn-in driver board Download PDF

Info

Publication number
KR940010170B1
KR940010170B1 KR1019910022336A KR910022336A KR940010170B1 KR 940010170 B1 KR940010170 B1 KR 940010170B1 KR 1019910022336 A KR1019910022336 A KR 1019910022336A KR 910022336 A KR910022336 A KR 910022336A KR 940010170 B1 KR940010170 B1 KR 940010170B1
Authority
KR
South Korea
Prior art keywords
burn
clock
driver board
state
vertical
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1019910022336A
Other languages
Korean (ko)
Other versions
KR930015727A (en
Inventor
김보우
임병현
Original Assignee
삼성전자 주식회사
김광호
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 삼성전자 주식회사, 김광호 filed Critical 삼성전자 주식회사
Priority to KR1019910022336A priority Critical patent/KR940010170B1/en
Publication of KR930015727A publication Critical patent/KR930015727A/en
Application granted granted Critical
Publication of KR940010170B1 publication Critical patent/KR940010170B1/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/60Noise processing, e.g. detecting, correcting, reducing or removing noise
    • H04N25/68Noise processing, e.g. detecting, correcting, reducing or removing noise applied to defects
    • H04N25/69SSIS comprising testing or correcting structures for circuits other than pixel cells
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/70SSIS architectures; Circuits associated therewith
    • H04N25/71Charge-coupled device [CCD] sensors; Charge-transfer registers specially adapted for CCD sensors
    • H04N25/745Circuitry for generating timing or clock signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Testing Of Individual Semiconductor Devices (AREA)
  • Transforming Light Signals Into Electric Signals (AREA)
  • Testing, Inspecting, Measuring Of Stereoscopic Televisions And Televisions (AREA)
  • Tests Of Electronic Circuits (AREA)

Abstract

내용 없음.No content.

Description

CCD번인 드라이버 보드(Burn-in driver board)CCD Burn-in driver board

제 1 도는 본 발명에 따른 영역 감지기를 번인 테스트하기 위한 번인 드라이버 보드를 나타내는 블록도.1 is a block diagram illustrating a burn-in driver board for burn-in testing an area detector according to the present invention.

제 2 도는 본 발명에 따른 제 1 도의 클럭 드라이버의 구체회로도.2 is a detailed circuit diagram of the clock driver of FIG. 1 according to the present invention.

본 발명은 영역 영상 감지기(Area image sensor)의 번인 테스트(Burn-in test)를 할 수 있는 CCD 번인 드라이버 보드에 관한 것이다.The present invention relates to a CCD burn-in driver board capable of a burn-in test of an area image sensor.

종래의 AEHR사에서 제공하는 ATS 12200N 다이내믹 번인 시스템(Dynamic burn-in system)은 거의 메모리 및 논리 디바이스만을 번인 테스트(burn-in test)하는 것이 대부분이고, 특수 아날로그 디바이스의 경우 번인 시스템 자체를 디바이스 특징에 맞게 다시 제작하여 사용하였다.The ATS 12200N dynamic burn-in system provided by the conventional AEHR is mostly burn-in test of only memory and logic devices, and in the case of special analog devices, the burn-in system is characterized by the device itself. Re-made to suit the use.

이런 문제점을 해결하기 위해 발명된 것이 기존의 메모리 번인 시스템을 그대로 사용하고 입력레벨, 입력전류, 입력패턴, 공급전원 등을 개선하고 드라이브 보드를 교체하여, 선형 영상 감지기(Linear image sensor)를 번인 테스트하도록 한 드라이버 보드가 개발되었다.Invented to solve this problem, use the existing memory burn-in system as it is, improve the input level, input current, input pattern, power supply, and replace the drive board, burn-in test of linear image sensor (Linear image sensor) A driver board has been developed.

그리고 상기의 선형 영상 감지기는 광다이오드와 수평 CCD 쉬프트 레지스트로 구성되어 팩시밀리에서처럼 1차원(선형적)인 데이타를 읽어들이고 기억하는데 주로 이용되며, 이의 초기 신뢰성을 테스트하기 위한 드라이버 보드는 이미 개발되어 있는 반면, 광다이오드와 수직 및 수평 CCD 쉬프트 레지스터로 구성되어 캠코더나 감시용 카메라에 사용되는, 2차원(평면적)인 신호를 처리하는 영역 영상 감지기는 기존의 선형 영상 감지기와는 다른 테스트 패턴 및 3가지 상태의 입력클럭상태(하이상태, 로우상태, 더 낮은 로우상태의 3가지 입력클럭상태)가 요구되기 때문에 기존의 선형 영상 감지기의 번인 드라이버 보드로는 번인 테스트를 할 수가 없는 문제점이 대두되고 있다.The linear image sensor is composed of a photodiode and a horizontal CCD shift resist, and is mainly used to read and store one-dimensional (linear) data as in a facsimile, and a driver board for testing its initial reliability has already been developed. On the other hand, an area image detector consisting of a photodiode and vertical and horizontal CCD shift registers for processing two-dimensional (planar) signals used in camcorders or surveillance cameras has a different test pattern and three different types of linear image detectors. Since the input clock state of the state (three input clock states of high state, low state and lower low state) is required, the burn-in test cannot be performed with the burn-in driver board of the conventional linear image detector.

따라서 본 발명은 상기와 같은 문제점을 해결하기 위해 발명된 것으로, 선형 영상 감지기 번인 드라이버 보드에서 패턴, 입력클럭, 파워부분을 변경하여 3가지 상태의 입력클럭을 얻을 수 있게 하고, 음의 전압을 공급할 수 있게 하여 영역 영상 감지기의 신뢰성을 테스트할 수 있는 영역 영상 감지기 번인 드라이버 보드를 제공하는데 그 목적이 있다.Therefore, the present invention has been invented to solve the above problems, and by changing the pattern, input clock, and power part in the linear image sensor burn-in driver board, it is possible to obtain an input clock in three states, and to supply a negative voltage. The aim is to provide an area image detector burn-in driver board that can test the reliability of the area image detector.

상기 목적을 달성하기 위한 본 발명은 수직 및 수평 CCD 쉬프트 레지스터를 구동시키는 클럭을 발생하는 클럭발생부(Clock generator, 1)와, 로우상태를 0V로 할때 하이상태를 15V로, 더 낮은 로우상태를 -9V로 하는 것과 같이 각 상태의 클럭레벨을 임의로 조절하거나 각 상태의 클럭이 지속되는 시간 즉 주기를 조절하는 컨트롤부(Control unit, 3)와, 수직 및 수평 CCD 쉬프트 레지스터에서 전송된 데이타가 패턴발생부의 롬(ROM)에 저장될때 요구되는 어드레스를 지정해주는 어드레스 발생부(Address generator, 2)와, 영역 영상 감지기의 전 영역을 나타내는 수직 및 수평 CCD 쉬프트 레지스터가 순차적으로 동작하도록 패턴을 조합시켜주는 시이퀸서부(Sequencer, 4)와, 번인 테스트에 요구되는 패턴을 제공하는 패턴발생부(Pattern generator)와, 번인 드라이버 보드를 구동시키는 신호를 발생시키는 클럭드라이버부(Clock driver)로 구성된 것을 특징으로 한다.In order to achieve the above object, the present invention provides a clock generator (1) for generating clocks for driving vertical and horizontal CCD shift registers, and a high state of 15V and a lower low state when the low state is 0V. Control unit (3) to arbitrarily adjust the clock level of each state or the duration of the clock of each state, i.e., to -9V, and data transferred from the vertical and horizontal CCD shift registers. The pattern generator combines the patterns so that the address generator (2), which designates the required address when stored in the ROM, and the vertical and horizontal CCD shift registers representing the entire area of the area image sensor, operate sequentially. The main unit is a sequencer 4, a pattern generator that provides a pattern required for the burn-in test, and a model for driving the burn-in driver board. It is characterized by consisting of a clock driver (Clock driver) for generating a call.

이하, 예시 도면을 참조하면서 본 발명을 상세히 설명한다.Hereinafter, the present invention will be described in detail with reference to exemplary drawings.

제 1 도는 본 발명에 따른 영역 영상 감지기를 번인 테스트하기 위한 번인 드라이버 보드를 나타내는 블록도로, 클럭발생부(Clock generator, 1)는 각 부분들의 동기를 맞추기 위한 클럭을 발생하여 어드레스 발생부(2)와 컨트롤부(3)로 출력을 내보내고, 상기 클럭발생부(1)로부터 출력된 신호를 입력으로 하여 어드레스 발생부(Address generator, 2)는 수직 및 수평 CCD 쉬프트 레지스터에서 전송된 데이타를 패턴발생부 (5)의 ROM에 저장할때 요구되는 어드레스를 지정하는 신호를 출력하며, 상기 클럭발생부(1)의 출력신호를 입력으로 하는 컨트롤로부(Control Unit, 3)는 클럭신호의 로우상태를 0V로 할때 하이상태를 15V로, 더 낮은 로우상태를 -9V로 하는 것 같이 각 상태의 클럭레벨을 임의로 조절하거나 각 상태의 클럭이 지속되는 시간 즉 주기를 조절하는 신호를 어드레스 발생부(2)와 시이퀸서(4)로 내보내며 상기 시이퀸스(Sequencer, 4)는 영역 영상 감지기의 전 영역을 나타내는 수직 및 수형 CCD 쉬프트 레지스터가 순차적으로 동작하도록 동작순서 및 패턴을 조합시켜 주는 신호를 패턴발생부(5)로 내보내며, 패턴발생부(Pattern generator, 5)는 번인 테스트에서 요구되는 테스트 패턴을 제공하게 되고 이 패턴에 따라 드라이버 보드를 구동시키는 신호를 클럭 드라이버부(Clock driver, 6)가 출력하게 된다.1 is a block diagram illustrating a burn-in driver board for burn-in test of an area image sensor according to an exemplary embodiment of the present invention, wherein a clock generator 1 generates a clock for synchronizing each part to generate an address generator 2. And an output to the control unit 3, the signal output from the clock generator 1 is input, and the address generator 2 receives the data transmitted from the vertical and horizontal CCD shift registers. A control unit (3) outputs a signal specifying an address required when storing in the ROM of (5), and the output unit of the clock generator 1 receives a low state of 0 V of the clock signal. To adjust the clock level of each state arbitrarily, such as setting the high state to 15V and the lower low state to -9V. The sequencer 4 is sent to the sequence generator 2 and the sequencer 4, and the sequencer 4 combines the operation sequence and the pattern so that the vertical and vertical CCD shift registers representing the entire region of the region image detector operate sequentially. The pattern generator (5) sends a signal to the pattern generator (5), and the pattern generator (5) provides the test pattern required for the burn-in test, and the clock driver unit (Clock) is used to drive a signal to drive the driver board according to the pattern. driver, 6) will print out.

제 2도는 본 발명에 따른 제 1 도의 클럭 드라이버를 나타내는 회로도이며, 영역 영상 감지기를 테스트하기 위한 드라이버 보드를 구동시키는 클럭은 수직클럭(Vertical clock)과 수평클럭(Horizontal clock)으로 나누어지고, 상기 수직클럭신호는 하이상태 (15V), 로우상태(0V), 더 낮은 로우상태(-9V)의 3가지 상태를 나타내기 위해 2개의 입력클럭펄스, (Vx,VxT)가 요구되며, 이는 입력이 2(Aø,A1)이고 출력이 4인 2-to-4 디코더(decoder, I.C1)를 이용하여 4개의 출력신호(Yø,Y1,Y2,Y3)를 만들고, 이들중 Yø신호는 하이상태(15V)를 나타내는 프로그래머블 수직클럭 양레벨 컨트롤신호 (Programmable vertical clock positive level control signal ; 이하 PVIH 라 칭함.)와 아날로그 스위칭소자(I.C3)를 통해 선택조합되고, Y1과 Y2신호는 앤드게이트(I.C2)를 거쳐 로우상태(0V)를 나타내는 그라운드(GND) 레벨신호와 아날로그 스위칭소자(I.C3)를 거쳐 선택조합되며, Y3신호는 더 낮은 로우상태(-9V)를 나타내는 프로그래머블 수직클럭 음레벨 컨트롤신호(Programmanle vertical clock negative level control signal ; 이하 NVIH 라 칭함.)와 아날로그 스위칭소자(I.C3)를 통해 선택조합되어 이들 세가지 상태중 하나의 상태를 나타내는 신호가 선택되며, 낮은 구동 전류치를 높이기 위하여 파워 스위칭 트랜지스터(Q0,Q1)를 사용하여 신호를 증폭해서 수직클럭신호를 발생한다.2 is a circuit diagram illustrating the clock driver of FIG. 1 according to the present invention, wherein a clock for driving a driver board for testing an area image sensor is divided into a vertical clock and a horizontal clock. The clock signal requires two input clock pulses (Vx, VxT) to represent three states: high (15V), low (0V) and lower (-9V). Four output signals (Yø, Y 1 , Y 2 , Y 3 ) are produced by using 2-to-4 decoder (decoder, I.C1) with (Aø, A1) and 4 output, among which Yø signal is Y 1 and Y 2 signals are selectively combined through a programmable vertical clock positive level control signal (hereinafter referred to as PVIH) and an analog switching element (I.C3) indicating a high state (15V). Is the ground (GND) indicating the low state (0V) via the AND gate (I.C2) Selected and combined via a level signal and an analog switching element (I.C3), the Y 3 signal is a programmable vertical clock negative level control signal (NVIH), which indicates a lower low state (-9V). And a signal representing one of these three states is selected through the analog switching element I.C3, and the power switching transistors Q 0 and Q 1 are used to increase the low driving current value. Amplify the signal to generate a vertical clock signal.

그리고 수평클럭은 2단의 인버터(I.C4, I.C5)를 거쳐 클럭의 진폭을 조절해서 발생된다.The horizontal clock is generated by adjusting the amplitude of the clock via two stages of inverters I.C4 and I.C5.

이상에서 설명된 바와 같이 본 발명에 의하며, 종래의 선형 영상 감지기 번인 드라이버 보드에서 테스트 패턴 및 입력클럭과 파워부분을 변경, 개선하여 영역 영상 감지기의 번인 테스트에 필요한 3상 입력클럭을 얻을 수 있게 하고, 음의 전압을 공급할 수 있게 하여 새로운 테스트 시스템을 제작하지 않고, 영역 영상감지기를 번인 테스트할 수 있는 드라이브 보드를 제공하여 제품의 신뢰성을 높이며 장비구입의 경비를 절감한 효과가 있다.According to the present invention as described above, by changing and improving the test pattern, the input clock and the power part in the conventional linear image sensor burn-in driver board to obtain a three-phase input clock required for burn-in test of the area image sensor In addition, it is possible to supply negative voltage, and to provide a drive board to burn-in the area image sensor without making a new test system, thereby increasing the reliability of the product and reducing the cost of equipment purchase.

Claims (1)

수직 및 수평 CCD 쉬프트 레지스터를 구동시키는 클럭을 발생하는 클럭발생부(Clock generator)와, 로우상태를 0V로 할때 하이상태를 15V로, 더 낮은 로우상태를 -9V로 하는 것과 같이 각 상태의 클럭레벨을 임의로 조절하거나 각 상태의 클럭이 지속되는 시간 즉 주기를 조절하는 컨트롤부(Control unit)와, 수직 및 수평 CCD 쉬프트 레지스터에서 전송된 데이타가 패턴발생부의 롬에 저장될때 요구되는 어드레스를 지정해 주는 어드레스 발생부(Address generator)와, 영역 영상 감지기의 전 영역을 나타내는 수직 및 수평 CCD 쉬프트 레지스터가 순차적으로 동작하도록 패턴을 조합시켜주는 시이퀀서부(Sequencer)와, 번인 테스트에 요구되는 패턴을 제공하는 패턴발생부(Pattern generator)와, 번인 드라이버 보드를 구동시키는 신호를 발생시키는 클럭드라이버부(Clock driver)로 구성된 CCD 번인 드라이버 보드(Burn-in driver board).A clock generator that generates clocks for driving the vertical and horizontal CCD shift registers, and the clock of each state such as setting the high state to 15V and the lower low state to -9V when the low state is 0V. Control unit that adjusts the level arbitrarily or the duration of the clock of each state, or period, and specifies the address required when data transmitted from the vertical and horizontal CCD shift registers is stored in the ROM of the pattern generator. An address generator, a sequencer that combines patterns to sequentially operate the vertical and horizontal CCD shift registers representing the entire area of the area image sensor, and a pattern required for burn-in test. Pattern generator and clock driver for generating signals to drive burn-in driver board The CCD driver board burn (Burn-in driver board).
KR1019910022336A 1991-12-06 1991-12-06 CCD Burn-in driver board Expired - Fee Related KR940010170B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019910022336A KR940010170B1 (en) 1991-12-06 1991-12-06 CCD Burn-in driver board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019910022336A KR940010170B1 (en) 1991-12-06 1991-12-06 CCD Burn-in driver board

Publications (2)

Publication Number Publication Date
KR930015727A KR930015727A (en) 1993-07-24
KR940010170B1 true KR940010170B1 (en) 1994-10-22

Family

ID=19324303

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910022336A Expired - Fee Related KR940010170B1 (en) 1991-12-06 1991-12-06 CCD Burn-in driver board

Country Status (1)

Country Link
KR (1) KR940010170B1 (en)

Also Published As

Publication number Publication date
KR930015727A (en) 1993-07-24

Similar Documents

Publication Publication Date Title
DE69026928D1 (en) Circuit test system with an interface of N-bit per pin
KR900002647A (en) Super Infos Device
KR900002648A (en) Motion detection circuit
JPS55127656A (en) Picture memory unit
KR890015583A (en) Solid state imaging device
KR940010170B1 (en) CCD Burn-in driver board
KR920020458A (en) Video adjusting device of recording and playback device
KR970057755A (en) Time code generation circuit
KR920011273A (en) High Efficiency Encoding Device of Image Signal
KR900015029A (en) Image Reader
KR880003444A (en) Solid state imaging device
KR950034237A (en) Video signal editor
JPS5767955A (en) Image recorder
KR890012480A (en) Timing pulse generator
KR900010353A (en) Method for comparing the position of the object and apparatus for performing the same
JPS5787288A (en) Video signal processing device
KR910018894A (en) Character generator
JPS56145470A (en) Picture information processing circuit
JPS56153434A (en) Contact detecting circuit for keyboard
JPS6488207A (en) Slit light type detection apparatus
SU974239A2 (en) Magnetic field matrix converter for structoroscope
KR970057687A (en) Memory device of PDP TV
JPS57198595A (en) Dynamic memory driving circuit
JPS56144681A (en) Picture recorder
KR860002755A (en) Display device for color images

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

G160 Decision to publish patent application
PG1605 Publication of application before grant of patent

St.27 status event code: A-2-2-Q10-Q13-nap-PG1605

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 7

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 8

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 9

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 10

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 11

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 12

FPAY Annual fee payment

Payment date: 20060928

Year of fee payment: 13

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 13

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20071023

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20071023

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000