[go: up one dir, main page]

KR930019040A - Subcarrier synchronization matching circuit - Google Patents

Subcarrier synchronization matching circuit Download PDF

Info

Publication number
KR930019040A
KR930019040A KR1019920003177A KR920003177A KR930019040A KR 930019040 A KR930019040 A KR 930019040A KR 1019920003177 A KR1019920003177 A KR 1019920003177A KR 920003177 A KR920003177 A KR 920003177A KR 930019040 A KR930019040 A KR 930019040A
Authority
KR
South Korea
Prior art keywords
signal
subcarrier
amplifying
output
matching circuit
Prior art date
Application number
KR1019920003177A
Other languages
Korean (ko)
Other versions
KR950003023B1 (en
Inventor
권병실
박상조
Original Assignee
강진구
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 강진구, 삼성전자 주식회사 filed Critical 강진구
Priority to KR1019920003177A priority Critical patent/KR950003023B1/en
Publication of KR930019040A publication Critical patent/KR930019040A/en
Application granted granted Critical
Publication of KR950003023B1 publication Critical patent/KR950003023B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/04—Synchronising

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Processing Of Color Television Signals (AREA)
  • Synchronizing For Television (AREA)

Abstract

비디오 카메라, 모니터 및 영상주변기기에 사용되는 이 발명의 서브캐리어 동기일치화 회로는 복잡한 PLL 방지 회로를 포함하지 않은 증폭기 및 클램프회로, 스위칭회로, 버스트게이트 신호발생기, 구형파 발생기 및 서브캐리어 발생기로 이루어져 있으므로, 외부신호인 비디오 칼라버스트 신호를 이용하여 안정된 서브캐리어 신호를 만들수 있고, 그 결과 제품 생산비용 절감등의 뛰어난 효과를 얻을 수 있는 유용한 발명이다.The subcarrier synchronization matching circuit of the present invention used in video cameras, monitors and video peripherals consists of amplifier and clamp circuits, switching circuits, burst gate signal generators, square wave generators and subcarrier generators, which do not contain complex PLL protection circuits. It is a useful invention that can make stable subcarrier signal by using video color burst signal, which is an external signal, and as a result, it is possible to obtain excellent effects such as reduction of product production cost.

Description

서브캐리어 동기일치화 회로Subcarrier synchronization matching circuit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 종래의 서브캐리어 동기일치화 회로를 개략적으로 나타낸 블럭도.1 is a block diagram schematically showing a conventional subcarrier synchronization matching circuit.

제2도는 이 발명에 따른 서브캐리어 동기일치화 회로를 개략적으로 도시한 블럭도이다.2 is a block diagram schematically showing a subcarrier synchronization matching circuit according to the present invention.

Claims (3)

비디오 신호를 이용하여 서브캐리어 신호를 만드는 서브캐리어 동기일치화 회로에 있어서, 입력된 신호를 증폭함과 동시에 DC 클램프를 행하는 신호정형수단과, 상기 신호정형수단으로부터 출력된 신호를 수신하여 칼라버스트 신호만을 추출하는 대역통과필터와, 상기 신호정형수단의 출력신호중 칼라버스트 신호기간에 해당하는 버스트 게이트 신호를 발생시키는 버스트 게이트 발생기와, 상기 대역통과필터로부터 출력된 신호를 수신하여 상기 버스트 게이트 신호로 스위칭시키는 스위칭수단과, 상기 제1스위칭수단으로부터 출력된 신호를 증폭하는 증폭수단과, 상기 증폭수단으로부터 출력된 신호를 수신하고 그 출력신호를 로직게이트를 이용하여 구형파로 바꾸고 수직동기 기간동안 클램프를 시키는 구형파 발생기 및 상기 구형파 발생기로부터 출력된 구형파 신호를 입력하여 상기 버스트 신호와 같은 주파수를 갖는 서브캐리어를 만드는 서브캐리어 발생수단으로 이루어진 것을 특징으로 하는 서브캐리어 동기일치화 회로.1. A subcarrier synchronization matching circuit for producing a subcarrier signal using a video signal, comprising: signal shaping means for amplifying an input signal and performing a DC clamp; and a signal received from the signal shaping means and receiving a color burst signal. A band pass filter for extracting only the bay, a burst gate generator for generating a burst gate signal corresponding to a color burst signal period among the output signals of the signal shaping means, a signal output from the band pass filter, and switching to the burst gate signal Switching means, amplifying means for amplifying the signal output from the first switching means, receiving the signal output from the amplifying means, and converting the output signal into a square wave using a logic gate and clamping during vertical synchronization. Square wave generator and the square wave generator That by inputting the output signal square wave consisting of a sub-carrier generating means to the sub-carriers having the same frequency as the burst signal according to claim subcarrier synchronization harmonization circuit. 제1항에 있어서, 상기 신호정형수단은 입력신호를 증폭하는 증폭회로 및 클램프를 행하는 DC 클램프 회로로 이루어진 것을 특징으로 하는 서브캐리어 동기일치화 회로.The subcarrier synchronization matching circuit according to claim 1, wherein said signal shaping means comprises an amplifying circuit for amplifying an input signal and a DC clamp circuit for clamping. 제1항에 있어서, 상기 서브캐리어 발생수단은 가변콘덴서 및 3.58M㎐의 파형을 발생하는 발생기로 이루어진 것을 특징으로 하는 서브캐리어 동기일치화 회로.The subcarrier synchronization matching circuit according to claim 1, wherein said subcarrier generating means comprises a variable capacitor and a generator for generating a waveform of 3.58 MHz. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019920003177A 1992-02-28 1992-02-28 Subcarrier synchronization matching circuit KR950003023B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019920003177A KR950003023B1 (en) 1992-02-28 1992-02-28 Subcarrier synchronization matching circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019920003177A KR950003023B1 (en) 1992-02-28 1992-02-28 Subcarrier synchronization matching circuit

Publications (2)

Publication Number Publication Date
KR930019040A true KR930019040A (en) 1993-09-22
KR950003023B1 KR950003023B1 (en) 1995-03-29

Family

ID=19329647

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019920003177A KR950003023B1 (en) 1992-02-28 1992-02-28 Subcarrier synchronization matching circuit

Country Status (1)

Country Link
KR (1) KR950003023B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20240082810A (en) 2022-12-02 2024-06-11 연화순 The peach juice containing fish collagen and it's manufacturing method

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20240082810A (en) 2022-12-02 2024-06-11 연화순 The peach juice containing fish collagen and it's manufacturing method

Also Published As

Publication number Publication date
KR950003023B1 (en) 1995-03-29

Similar Documents

Publication Publication Date Title
KR840004648A (en) Color TV Signal Conversion Circuit
KR930019040A (en) Subcarrier synchronization matching circuit
KR880014797A (en) Synchronous signal separation integrated circuit that can output burst gate pulse
KR910005704A (en) Signal Separator
KR900702716A (en) TV receiver
CA2055663A1 (en) High-frequency oscillator
KR960020416A (en) Signal detector
KR910009048A (en) Image display device circuit including video signal processing circuit and agitator circuit
CA2055664A1 (en) High-frequency oscillator
KR890009201A (en) Frequency Low Frequency Converter of Carrier Color Signal
EP0865213A3 (en) VTR signal processing circuit
KR930009442A (en) Virtual PAL Conversion Circuit of NTSC Video Signal
RU1826143C (en) Method for conversion of digital color video signal to analog secam video signal and device for implementation of said method
KR870002271Y1 (en) TV's Horizontal Pulse Frequency Stabilization Circuit
FR2451688A1 (en) Evaluator for colour SECAM sync. signals - defines SECAM switching phase using signals sent during horizontal blanking interval
SU1172073A1 (en) Device for generating control signal for frame scan unit of television receiver
JPS5765070A (en) Television receiver
KR950030478A (en) Bandpass Filter Apparatus Using Phase-Locked Loop and its Filtering Method
KR910016194A (en) High resolution video signal demodulation circuit
JPS60165A (en) Ghost eliminating device
KR960016398A (en) Double Scan Converter Circuit Using Synchronous Generation IC
KR880014798A (en) Isolated Sync Circuit with Horizontal Sync Delay Compensation
KR940003398A (en) Black Burst Signal Generation Circuit
JPS5651187A (en) Burst control oscillator
KR850004000A (en) Vertical Contour Compensator

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19920228

PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 19920228

Comment text: Request for Examination of Application

PG1501 Laying open of application
G160 Decision to publish patent application
PG1605 Publication of application before grant of patent

Comment text: Decision on Publication of Application

Patent event code: PG16051S01I

Patent event date: 19950228

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 19950531

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 19950616

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 19950616

End annual number: 3

Start annual number: 1

PR1001 Payment of annual fee

Payment date: 19971215

Start annual number: 4

End annual number: 4

FPAY Annual fee payment

Payment date: 19990227

Year of fee payment: 5

PR1001 Payment of annual fee

Payment date: 19990227

Start annual number: 5

End annual number: 5

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee