[go: up one dir, main page]

KR930015351A - 배럴시프터 - Google Patents

배럴시프터 Download PDF

Info

Publication number
KR930015351A
KR930015351A KR1019920024275A KR920024275A KR930015351A KR 930015351 A KR930015351 A KR 930015351A KR 1019920024275 A KR1019920024275 A KR 1019920024275A KR 920024275 A KR920024275 A KR 920024275A KR 930015351 A KR930015351 A KR 930015351A
Authority
KR
South Korea
Prior art keywords
shift
cell
input data
shift unit
predetermined amount
Prior art date
Application number
KR1019920024275A
Other languages
English (en)
Other versions
KR960005102B1 (ko
Inventor
가즈유키 오모테
Original Assignee
사토 후미오
가부시키가이샤 도시바
오카모토 세이시
도시바 마이크로 일렉트로닉스 가부시키가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 사토 후미오, 가부시키가이샤 도시바, 오카모토 세이시, 도시바 마이크로 일렉트로닉스 가부시키가이샤 filed Critical 사토 후미오
Publication of KR930015351A publication Critical patent/KR930015351A/ko
Application granted granted Critical
Publication of KR960005102B1 publication Critical patent/KR960005102B1/ko

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/01—Methods or arrangements for data conversion without changing the order or content of the data handled for shifting, e.g. justifying, scaling, normalising
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/01—Methods or arrangements for data conversion without changing the order or content of the data handled for shifting, e.g. justifying, scaling, normalising
    • G06F5/015—Methods or arrangements for data conversion without changing the order or content of the data handled for shifting, e.g. justifying, scaling, normalising having at least two separately controlled shifting levels, e.g. using shifting matrices

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Shift Register Type Memory (AREA)
  • Complex Calculations (AREA)

Abstract

본 발명은 구성의 소형화와 시프트처리에 있어서 데이터 배열조정의 간단화 및 처리속도를 향상시킬 수 있도록 하기 위한 것이다.
본 발명은 제1시프트 제어신호에 따라 입력데이터를 소정량 시프트하는 좌측 시프트셀과, 이 좌측 시프트셀에 연결되면서 제2시프트 제어 신호에 따라 상기 좌측 시프트셀은 독립적으로 입력데이터를 소정량 시프트하여 시프트아웃되는 데이터를 상기 좌측 시프트셀에 시프트인하는 우측 시프트셀로 이루어진 시프트셀을 적어도 1개 이상 포함하는 시프트 셀이 종속접속되어 입력데이터를 복수 비트 시프트하는 셀어레이를 구비하여 구성된 것을 특징으로 한다.

Description

배럴시프터
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명의 1실시예에 따른 배럴시프터의 구성을 나타낸 도면,
제2도는 제1도에 나타낸 배럴시프터에서의 시프트동작을 나타낸 도면,
제3도는 제1도에 나타낸 배럴시프터에서의 시프트동작을 나타낸 도면.

Claims (1)

  1. 제1시프트 제어신호에 따라 입력데이터를 소정량 시프트하는 제1시프트부(2aL,2bL,2cL)와, 이 제1시프트부(2aL,2bL,2cL)에 연결되면서 제2시프트 제어신호에 따라 상기 제1시프트부(2aL,2bL,2cL)와 독립적으로 입력데이터를 소정량 시프트하여 시프트아웃되는 데이터를 상기 제1시프트부(2aL,2bL,2cL)에 시프트인 하는 제2시프트부(2aR,2bR,2cR)로 이루어진 시프트셀을 적어도 1개 이상 포함하는 시프트셀이 종속접속되어 입력데이터를 복수비트 시프트하는 셀어레이(2)를 구비하여 구성된 것을 특징으로 하는 배열시프터.
    ※ 참고사항 : 최초출원 내용에 의하여 공개되는 것임.
KR1019920024275A 1991-12-16 1992-12-15 배럴시프터 KR960005102B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP3332143A JPH05165602A (ja) 1991-12-16 1991-12-16 バレルシフタ
JP91-332143 1996-04-20

Publications (2)

Publication Number Publication Date
KR930015351A true KR930015351A (ko) 1993-07-24
KR960005102B1 KR960005102B1 (ko) 1996-04-20

Family

ID=18251625

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019920024275A KR960005102B1 (ko) 1991-12-16 1992-12-15 배럴시프터

Country Status (3)

Country Link
US (1) US5671166A (ko)
JP (1) JPH05165602A (ko)
KR (1) KR960005102B1 (ko)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5822231A (en) * 1996-10-31 1998-10-13 Samsung Electronics Co., Ltd. Ternary based shifter that supports multiple data types for shift functions
US5995579A (en) * 1996-12-19 1999-11-30 Vlsi Technology, Inc. Barrel shifter, circuit and method of manipulating a bit pattern
US6078937A (en) 1996-12-19 2000-06-20 Vlsi Technology, Inc. Barrel shifter, circuit and method of manipulating a bit pattern
TW374885B (en) * 1997-06-06 1999-11-21 Matsushita Electric Ind Co Ltd The arithmetic unit
US6035310A (en) * 1997-12-19 2000-03-07 Advanced Micro Devices, Inc. Method and circuit for performing a shift arithmetic right operation
US5991786A (en) * 1997-12-19 1999-11-23 Advanced Micro Devices, Inc. Circuit and method for shifting or rotating operands of multiple size
US6006244A (en) * 1997-12-19 1999-12-21 Advanced Micro Devices, Inc. Circuit for shifting or rotating operands of multiple size
US6122651A (en) * 1998-04-08 2000-09-19 Advanced Micro Devices, Inc. Method and apparatus for performing overshifted rotate through carry instructions by shifting in opposite directions
US6393446B1 (en) * 1999-06-30 2002-05-21 International Business Machines Corporation 32-bit and 64-bit dual mode rotator
US6675181B1 (en) * 1999-12-23 2004-01-06 Ati International, Srl Method and apparatus for determining a byte select vector for a crossbar shifter
US6675182B1 (en) * 2000-08-25 2004-01-06 International Business Machines Corporation Method and apparatus for performing rotate operations using cascaded multiplexers
DE10051243A1 (de) * 2000-10-17 2002-04-25 Philips Corp Intellectual Pty Verfahren zum Auswählen (puncturing) von Datenbits
US20060031272A1 (en) * 2004-08-05 2006-02-09 International Business Machines Corporation Alignment shifter supporting multiple precisions
CN101782843B (zh) * 2009-01-20 2012-05-30 雷凌科技股份有限公司 桶式移位器的分解方法及分解电路和其控制方法
JP5433621B2 (ja) * 2011-04-11 2014-03-05 株式会社東芝 ハッシュ関数演算装置及び演算プログラム

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58184649A (ja) * 1982-04-22 1983-10-28 Toshiba Corp シフト回路
JPS6428752A (en) * 1987-07-24 1989-01-31 Toshiba Corp Data processor
JPH0823809B2 (ja) * 1990-01-22 1996-03-06 株式会社東芝 バレルシフタ

Also Published As

Publication number Publication date
US5671166A (en) 1997-09-23
JPH05165602A (ja) 1993-07-02
KR960005102B1 (ko) 1996-04-20

Similar Documents

Publication Publication Date Title
KR930015351A (ko) 배럴시프터
US4665538A (en) Bidirectional barrel shift circuit
JPS5750049A (en) Shifting circuit
KR960043187A (ko) 반도체장치
KR890012233A (ko) 데이타 처리 시스템과 이를 이용한 비디오 처리 시스템
KR840005958A (ko) 디지탈 전송시스템의 정열기
JPS5523501A (en) Shift operation unit
KR910014800A (ko) 배럴 시프터
KR920011273A (ko) 화상신호의 고능률부호화 장치
SE7908640L (sv) Tidsmultiplexstromstellarkrets
SE8204613D0 (sv) Digitalfilterkrets
JPS569885A (en) Character font composite system
SU1167658A1 (ru) Устройство дл сдвига информации
SU1383444A1 (ru) Асинхронный последовательный регистр
SU1084782A1 (ru) Устройство дл вычислени логических выражений @ переменных
KR200212872Y1 (ko) 레지스터셋팅장치
KR960001979A (ko) 배럴 쉬프터 회로
SU1401452A1 (ru) Сумматор по модулю три
SU1668996A1 (ru) Посто нное запоминающее устройство
KR970063260A (ko) 프리 디코더 회로 및 디코더 회로
SU1124380A1 (ru) Запоминающее устройство
RU1797110C (ru) Устройство дл подсчета числа единиц
SU1642525A1 (ru) Многофункциональный запоминающий модуль дл логической матрицы
RU96105006A (ru) Устройство для сложения чисел по модулю
KR970056129A (ko) 디지탈 위성방송 수신장치의 디펑춰링 회로

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19921215

PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 19921215

Comment text: Request for Examination of Application

PG1501 Laying open of application
E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 19950626

Patent event code: PE09021S01D

G160 Decision to publish patent application
PG1605 Publication of application before grant of patent

Comment text: Decision on Publication of Application

Patent event code: PG16051S01I

Patent event date: 19960326

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 19960628

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 19960910

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 19960910

End annual number: 3

Start annual number: 1

PR1001 Payment of annual fee

Payment date: 19990327

Start annual number: 4

End annual number: 4

PR1001 Payment of annual fee

Payment date: 20000328

Start annual number: 5

End annual number: 5

PR1001 Payment of annual fee

Payment date: 20010329

Start annual number: 6

End annual number: 6

PR1001 Payment of annual fee

Payment date: 20020328

Start annual number: 7

End annual number: 7

FPAY Annual fee payment

Payment date: 20030401

Year of fee payment: 8

PR1001 Payment of annual fee

Payment date: 20030401

Start annual number: 8

End annual number: 8

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee