[go: up one dir, main page]

KR920008757A - Apparatus for Minimizing Reverse Bias Breakdown of Emitter Base Junction of Output Transistor in Tri-state Dual CMOS Driver Circuit - Google Patents

Apparatus for Minimizing Reverse Bias Breakdown of Emitter Base Junction of Output Transistor in Tri-state Dual CMOS Driver Circuit Download PDF

Info

Publication number
KR920008757A
KR920008757A KR1019910014645A KR910014645A KR920008757A KR 920008757 A KR920008757 A KR 920008757A KR 1019910014645 A KR1019910014645 A KR 1019910014645A KR 910014645 A KR910014645 A KR 910014645A KR 920008757 A KR920008757 A KR 920008757A
Authority
KR
South Korea
Prior art keywords
transistor
field effect
pair
driver circuit
tri
Prior art date
Application number
KR1019910014645A
Other languages
Korean (ko)
Other versions
KR950008448B1 (en
Inventor
바미디패티 아큐트램
Original Assignee
마이클 에이치.모리스
선 마이크로 시스템즈 인코오퍼레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 마이클 에이치.모리스, 선 마이크로 시스템즈 인코오퍼레이티드 filed Critical 마이클 에이치.모리스
Publication of KR920008757A publication Critical patent/KR920008757A/en
Application granted granted Critical
Publication of KR950008448B1 publication Critical patent/KR950008448B1/en

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/0944—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET
    • H03K19/09448—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET in combination with bipolar transistors [BIMOS]
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/08—Modifications for protecting switching circuit against overcurrent or overvoltage
    • H03K17/081—Modifications for protecting switching circuit against overcurrent or overvoltage without feedback from the output circuit to the control circuit
    • H03K17/08112—Modifications for protecting switching circuit against overcurrent or overvoltage without feedback from the output circuit to the control circuit in bipolar transistor switches
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/09425—Multistate logic
    • H03K19/09429—Multistate logic one of the states being the high impedance or floating state

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Electronic Switches (AREA)
  • Logic Circuits (AREA)

Abstract

내용 없음No content

Description

3상태 이중 CMOS구동기회로내 출력 트랜지스터의 에미터 베이스 접합부의 역 바이어스 파괴를 최소화하기 위한 장치Apparatus for Minimizing Reverse Bias Breakdown of Emitter Base Junction of Output Transistor in Tri-state Dual CMOS Driver Circuit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제2도는 본 발명에 따른 구성된 3상태 구동기회로의 회로도.2 is a circuit diagram of a three-state driver circuit constructed in accordance with the present invention.

Claims (6)

동작상태에서 출력단자에 제1출력전압을 제공하며, 비동작상태에서 출력 단자에서의 특정레벨이상의 전압 존재시에 역바어스에 의한 고장 또는 동작 저하상태가 나타나는 제1출력트랜지스터, 동작상태에서 출력단자에 제2출력전압을 제공하는 제2출력트랜지스터, 구동신호의 존재시에는 제1, 제2트랜지스터를 동작시키도록 상기 트랜지스터를 바이어스시키고, 구동신호가 존재하지 않을때는 상기 트랜지스터를 동작시키지 않는 수단 및 구동 신호가 존재하지 않을때 제1트랜지스터의 역바이어스 작용을 제거시키는 수단등으로 이루어진 것을 특징으로 하는 3상태 구동기회로.The first output transistor is provided to the output terminal in the operating state, the first output transistor which shows fault or deterioration due to reverse bias when there is voltage above the specified level in the output terminal in the non-operating state, and the output terminal in the operating state A second output transistor for providing a second output voltage to the second output transistor, means for biasing the transistor to operate the first and second transistors in the presence of a drive signal, and not operating the transistor when there is no drive signal; And a means for canceling the reverse bias action of the first transistor when no drive signal is present. 제1항에 있어서, 구동신호가 존재하지 않을때 제1트랜지스터의 역 바이어스 작용을 제거시키는 수단이 역 바이어스 작용을 받는 제1트랜지스터의 단자사이에 병렬로 접속되며, 구동상태의 부재에 의해 도통상태로 되는 한쌍의 전계효과 트랜지스터로 이루어지는 것을 특징으로 하는 3상태 구동기회로.2. The device of claim 1, wherein means for canceling the reverse biasing action of the first transistor when no drive signal is present is connected in parallel between the terminals of the first transistor subjected to the reverse biasing action, and the conductive state is caused by the absence of the driving state. A three-state driver circuit comprising a pair of field effect transistors. 제2항에 있어서, 한쌍의 전계효과 트랜지스터가 역바이어스 작용을 받는 제1트랜지스터의 베이스와 에미터 사이에 병렬로 접속되는 것을 특징으로 하는 3상태 구동기회로.3. The tri-state driver circuit according to claim 2, wherein the pair of field effect transistors are connected in parallel between the base and the emitter of the first transistor subjected to the reverse bias action. 제3항에 있어서, 한쌍의 전계효과 트랜지스터가 반대극성을 갖는 디바이스이며, 여기에서, 제1전계효과 트랜지스터의 게이트단자는 구동입력신호를 수신하며, 제2전계효과 트랜지스터의 게이트단자는 역구동 입력신호를 수신하는 것을 특징으로 하는 3상태 구동기회로.4. The device of claim 3, wherein the pair of field effect transistors are devices of opposite polarity, wherein the gate terminal of the first field effect transistor receives a drive input signal and the gate terminal of the second field effect transistor is a reverse drive input. A tri-state driver circuit for receiving a signal. 제2항에 있어서, 데이타원(source)과 제1트랜지스터의 베이스 단자사이에 병렬로 접속된 제2쌍의 전계효과 트랜지스터를 더 표함하는 것을 특징으로 하는 3상태 구동기 회로.3. The tri-state driver circuit according to claim 2, further comprising a second pair of field effect transistors connected in parallel between the data source and the base terminal of the first transistor. 제5항에 있어서, 제2한쌍의 전계효과 트랜지스터는 반대 극성을 갖는 디바이스이며, 여기에서, 제2쌍의 제1전계효과 트랜지스터의 게이트단자는 구동입력신호를 수신하며, 제2쌍의 제2전계효과 트랜지스터의 게이트단자는 역 구동입력신호를 수신하는 것을 특징으로 하는 3상태 구동기회로.6. The device of claim 5, wherein the second pair of field effect transistors are devices having opposite polarities, wherein the gate terminals of the second pair of first field effect transistors receive a drive input signal and the second pair of second And a gate terminal of the field effect transistor receives a reverse driving input signal. ※ 참고사항 : 최초출원 내용에 의하여 공개되는 것임※ Note: It is to be disclosed by the original application.
KR1019910014645A 1990-10-29 1991-08-23 Apparatus for minimizing the reverse bias breakdown of emitter base junction of an output transistor ina tristate bicmos driver circuit KR950008448B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US07/605,566 US5107142A (en) 1990-10-29 1990-10-29 Apparatus for minimizing the reverse bias breakdown of emitter base junction of an output transistor in a tristate bicmos driver circuit
US605,566 1990-10-29

Publications (2)

Publication Number Publication Date
KR920008757A true KR920008757A (en) 1992-05-28
KR950008448B1 KR950008448B1 (en) 1995-07-31

Family

ID=24424214

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910014645A KR950008448B1 (en) 1990-10-29 1991-08-23 Apparatus for minimizing the reverse bias breakdown of emitter base junction of an output transistor ina tristate bicmos driver circuit

Country Status (5)

Country Link
US (1) US5107142A (en)
JP (1) JPH0715314A (en)
KR (1) KR950008448B1 (en)
DE (1) DE4135528A1 (en)
GB (1) GB2249444A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100251986B1 (en) * 1997-04-22 2000-04-15 김영환 Output driver and method for forming the same

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2978302B2 (en) * 1991-01-28 1999-11-15 三菱電機株式会社 Output buffer circuit
KR940008718B1 (en) * 1991-10-25 1994-09-26 삼성전자 주식회사 Data output buffer with DC current removed
JP3093380B2 (en) * 1991-11-15 2000-10-03 株式会社東芝 Signal output circuit in semiconductor integrated circuit
US5243237A (en) * 1992-01-22 1993-09-07 Samsung Semiconductor, Inc. Noninverting bi-cmos gates with propagation delays of a single bi-cmos inverter
US5289056A (en) * 1992-06-12 1994-02-22 National Semiconductor Corporation BICMOS input buffer circuit with integral passgate
JPH0613886A (en) * 1992-06-29 1994-01-21 Mitsubishi Electric Corp Semiconductor integrated circuit
JPH06195476A (en) * 1992-07-21 1994-07-15 Advanced Micro Devicds Inc Integrated circuit for incorporation of microcontroller and method for reduction of power consumption by it
US5300829A (en) * 1992-09-09 1994-04-05 Intel Corporation BiCMOS circuit with negative VBE protection
GB2296834B (en) * 1992-09-09 1996-09-25 Intel Corp Inverting and non-inverting bicmos tri-state buffer circuits
US5448181A (en) * 1992-11-06 1995-09-05 Xilinx, Inc. Output buffer circuit having reduced switching noise
US5371423A (en) * 1992-12-14 1994-12-06 Siemens Aktiengesellschaft Tri-state-capable driver circuit
KR0137969Y1 (en) * 1993-03-26 1999-04-01 문정환 Carry delivery circuit
US5361005A (en) * 1993-03-31 1994-11-01 Hewlett-Packard Company Configurable driver circuit and termination for a computer input/output bus
US5463326A (en) * 1993-04-13 1995-10-31 Hewlett-Packard Company Output drivers in high frequency circuits
US5604453A (en) * 1993-04-23 1997-02-18 Altera Corporation Circuit for reducing ground bounce
US5539342A (en) * 1993-11-09 1996-07-23 International Business Machines Corporation Low distortion memory write current head drive
US5398000A (en) * 1994-03-30 1995-03-14 Intel Corporation Simple and high speed BICMOS tristate buffer circuit
JP3614210B2 (en) * 1994-06-10 2005-01-26 アジレント・テクノロジーズ・インク Tri-state buffer
US5534789A (en) * 1995-08-07 1996-07-09 Etron Technology, Inc. Mixed mode output buffer circuit for CMOSIC
US6501293B2 (en) * 1999-11-12 2002-12-31 International Business Machines Corporation Method and apparatus for programmable active termination of input/output devices
KR20040006761A (en) * 2002-07-15 2004-01-24 주식회사 하이닉스반도체 Tri-state buffer of low voltage

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6242614A (en) * 1985-08-20 1987-02-24 Fujitsu Ltd Composite transistor inverter
US4649294A (en) * 1986-01-13 1987-03-10 Motorola, Inc. BIMOS logic gate
US4703203A (en) * 1986-10-03 1987-10-27 Motorola, Inc. BICMOS logic having three state output
US4746817A (en) * 1987-03-16 1988-05-24 International Business Machines Corporation BIFET logic circuit
JPH0611111B2 (en) * 1987-03-27 1994-02-09 株式会社東芝 BiMOS logic circuit
JPH07120727B2 (en) * 1987-03-27 1995-12-20 株式会社東芝 BiMOS logic circuit
JP2569113B2 (en) * 1988-03-07 1997-01-08 株式会社日立製作所 Semiconductor integrated circuit device
JPH01296815A (en) * 1988-05-25 1989-11-30 Canon Inc Semiconductor integrated circuit

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100251986B1 (en) * 1997-04-22 2000-04-15 김영환 Output driver and method for forming the same

Also Published As

Publication number Publication date
JPH0715314A (en) 1995-01-17
US5107142A (en) 1992-04-21
GB2249444A (en) 1992-05-06
DE4135528A1 (en) 1992-04-30
GB9113569D0 (en) 1991-08-14
KR950008448B1 (en) 1995-07-31

Similar Documents

Publication Publication Date Title
KR920008757A (en) Apparatus for Minimizing Reverse Bias Breakdown of Emitter Base Junction of Output Transistor in Tri-state Dual CMOS Driver Circuit
KR850006783A (en) Switching circuit
KR880001110A (en) Low noise high output buffer circuit
KR890013862A (en) Voltage level conversion circuit
KR970067335A (en) Semiconductor output circuit
KR870006728A (en) BIMOS circuit
KR920016886A (en) Display device
KR880001111A (en) Semiconductor integrated circuit
KR910010268A (en) Current mirror circuit
KR830002451A (en) Sense amplifier
KR890005977A (en) Amplifier device
KR880012014A (en) BIMOS logic circuit
KR910008863A (en) Semiconductor integrated circuit
KR910007277A (en) Level conversion circuit
KR880011996A (en) Differential amplifier
KR880009375A (en) Seamos address buffer
KR970024162A (en) A SEMICONDUCTOR DEVICE HAVING PULL-UP OR PULL-DOWN RESISTANCE
KR920003704A (en) Floating circuit driving circuit responsive to digital signal
KR940004833A (en) Latch-up Reduction Output Driver and Latch-up Reduction Method of CMOS Circuit
KR910007279A (en) TTL / CMOS Level Translator
KR910014944A (en) Semiconductor integrated circuit device
KR960027331A (en) Buffer circuit and bias circuit
KR910010860A (en) Output circuit
KR890015575A (en) Video display driving device and signal processing system
KR930014615A (en) High voltage switch circuit

Legal Events

Date Code Title Description
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19910823

A201 Request for examination
PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 19911030

Comment text: Request for Examination of Application

Patent event code: PA02011R01I

Patent event date: 19910823

Comment text: Patent Application

PG1501 Laying open of application
E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 19950113

Patent event code: PE09021S01D

G160 Decision to publish patent application
PG1605 Publication of application before grant of patent

Comment text: Decision on Publication of Application

Patent event code: PG16051S01I

Patent event date: 19950630

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 19951016

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 19960108

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 19960108

End annual number: 3

Start annual number: 1

PR1001 Payment of annual fee

Payment date: 19980708

Start annual number: 4

End annual number: 4

PR1001 Payment of annual fee

Payment date: 19990727

Start annual number: 5

End annual number: 5

PR1001 Payment of annual fee

Payment date: 20000726

Start annual number: 6

End annual number: 6

PR1001 Payment of annual fee

Payment date: 20010719

Start annual number: 7

End annual number: 7

FPAY Annual fee payment

Payment date: 20030110

Year of fee payment: 8

PR1001 Payment of annual fee

Payment date: 20030110

Start annual number: 8

End annual number: 8

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee