[go: up one dir, main page]

KR920005390A - 고집적 모스소자의 커패시터 제조방법 - Google Patents

고집적 모스소자의 커패시터 제조방법 Download PDF

Info

Publication number
KR920005390A
KR920005390A KR1019900012463A KR900012463A KR920005390A KR 920005390 A KR920005390 A KR 920005390A KR 1019900012463 A KR1019900012463 A KR 1019900012463A KR 900012463 A KR900012463 A KR 900012463A KR 920005390 A KR920005390 A KR 920005390A
Authority
KR
South Korea
Prior art keywords
film
etching
oxide film
masking
polycrystalline silicon
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
KR1019900012463A
Other languages
English (en)
Other versions
KR930009578B1 (ko
Inventor
이상래
Original Assignee
문정환
금성일렉트론 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 문정환, 금성일렉트론 주식회사 filed Critical 문정환
Priority to KR1019900012463A priority Critical patent/KR930009578B1/ko
Publication of KR920005390A publication Critical patent/KR920005390A/ko
Application granted granted Critical
Publication of KR930009578B1 publication Critical patent/KR930009578B1/ko
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • H10B12/01Manufacture or treatment
    • H10B12/02Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/03Making the capacitor or connections thereto
    • H10B12/033Making the capacitor or connections thereto the capacitor extending over the transistor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02551Group 12/16 materials
    • H01L21/02554Oxides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26Bombardment with radiation
    • H01L21/263Bombardment with radiation with high-energy radiation
    • H01L21/265Bombardment with radiation with high-energy radiation producing ion implantation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321After treatment
    • H01L21/3213Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • H10B12/30DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • H10B12/31DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Power Engineering (AREA)
  • High Energy & Nuclear Physics (AREA)
  • Health & Medical Sciences (AREA)
  • Toxicology (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Semiconductor Memories (AREA)

Abstract

내용 없음

Description

고집적 모스소자의 커패시터 제조방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제2도는 본 발명의 공정 단면도.

Claims (6)

  1. 기판위에 필드영역과 액티브영역을 구분하고 게이트산화막, 다결정 규소막, 산화막(5)을 형성하며 마스킹 및 식각작업으로 상기 다결정 규소막, 산화막을 식각한 후 측벽 스페이서를 형성하는 공정에 있어서, 상기 위에 LTo, 산화막 식각시 보호막용 질화막(10), 종각형 형상을 제조하기위한 산화막을 증착하는 공정; 마스킹 및 식각 작업에 의해 산화막(11)을 수직으로 식각하는 공정; 다시 감광제를 사용한 마스킹 및 식각작업에 의해 상기 산화막(11)의 내부를 제거하는 공정; 마스킹 및 식각작업에 의해 상기 산화막, 질화막을 제거하여 매몰 콘택트를 형성하는 공정; 노드용 다결정 규소막, 유전체, 플레이트용 다결정 규소막을 증착하고 패터닝하는 공정을 차례로 실시하여 이루어짐을 특징으로하는 고집적 모스 소자의 커패시터 제조방법.
  2. 제1항에 있어서, 산화막(5)은 1000-3500Å의 두께로 형성함을 특징으로하는 고집적 모스 소자의 커패시터 제조방법.
  3. 제1항에 있어서, 질화막(5)은 2000-8000Å의 두께로 형성함을 특징으로하는 고집적 모스 소자의 커패시터 제조방법.
  4. 제1항에 있어서, 종각형 형상의 중앙부위는 2000-8000Å 식각함을 특징으로하는 고집적 모스 소자의 커패시터 제조방법.
  5. 제1항에 있어서, 종각형 형상의 중앙부위 식각후에 노드용 다결정 규소막 증착시 종각형 중앙부 구멍내에 틈의 1000Å이상되게 형성함을 특징으로하는 고집적 모스 소자의 커패시터 제조방법.
  6. 제1항에 있어서, 노드용 다결정 규소막의 두께는 1000-2700Å으로 함을 특징으로하는 고집적 모스 소자의 커패시터 제조방법.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019900012463A 1990-08-13 1990-08-13 고집적 모스소자의 커패시터 제조방법 Expired - Fee Related KR930009578B1 (ko)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019900012463A KR930009578B1 (ko) 1990-08-13 1990-08-13 고집적 모스소자의 커패시터 제조방법

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019900012463A KR930009578B1 (ko) 1990-08-13 1990-08-13 고집적 모스소자의 커패시터 제조방법

Publications (2)

Publication Number Publication Date
KR920005390A true KR920005390A (ko) 1992-03-28
KR930009578B1 KR930009578B1 (ko) 1993-10-07

Family

ID=19302317

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019900012463A Expired - Fee Related KR930009578B1 (ko) 1990-08-13 1990-08-13 고집적 모스소자의 커패시터 제조방법

Country Status (1)

Country Link
KR (1) KR930009578B1 (ko)

Also Published As

Publication number Publication date
KR930009578B1 (ko) 1993-10-07

Similar Documents

Publication Publication Date Title
GB1418231A (en) Method for fabricating a semiconductor device
KR920005390A (ko) 고집적 모스소자의 커패시터 제조방법
KR960026585A (ko) 반도체소자의 소자분리 산화막의 제조방법
KR970013363A (ko) 반도체 장치의 커패시터 제조방법
KR890004415A (ko) 반도체장치의 소자 분리방법
KR940016887A (ko) 반도체 소자의 미세 게이트전극 형성방법
KR950007106A (ko) 디램(dram)셀 커패시터 제조방법
TW238406B (ko)
KR930015006A (ko) 디램의 커패시터 제조방법
KR970030821A (ko) 반도체 장치의 캐패시터 제조방법
KR960002714A (ko) 반도체소자의 소자분리절연막 형성방법
KR970003914A (ko) 반도체 소자의 캐패시터 제조방법
KR970024210A (ko) 반도체 소자의 디램 제조방법
KR920020601A (ko) 반도체장치의 커패시터 제조 방법
KR930020716A (ko) Itldd 구조의 반도체장치의 제조방법
KR970013348A (ko) 반도체장치의 커패시터 제조방법
KR970053941A (ko) 반도체 소자의 전하저장전극 제조방법
KR960005784A (ko) 반도체 소자의 버리드 콘택홀 형성방법
KR970053423A (ko) 반도체 소자의 소자 분리 절연막 제조방법
KR960035800A (ko) 반도체 소자의 콘택 형성방법
KR940012625A (ko) 커패시터 제조방법
KR960019726A (ko) 반도체장치의 제조방법
TW282579B (en) Fabrication method of DRAM capacitor
KR940010366A (ko) 반도체 소자의 콘택홀 제조방법
KR930011249A (ko) 트랜치 커패시터 제조방법

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

G160 Decision to publish patent application
PG1605 Publication of application before grant of patent

St.27 status event code: A-2-2-Q10-Q13-nap-PG1605

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 7

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 8

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 9

FPAY Annual fee payment

Payment date: 20020918

Year of fee payment: 10

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 10

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20031008

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20031008

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000