KR920004868Y1 - Locker using logic circuit - Google Patents
Locker using logic circuit Download PDFInfo
- Publication number
- KR920004868Y1 KR920004868Y1 KR2019890017649U KR890017649U KR920004868Y1 KR 920004868 Y1 KR920004868 Y1 KR 920004868Y1 KR 2019890017649 U KR2019890017649 U KR 2019890017649U KR 890017649 U KR890017649 U KR 890017649U KR 920004868 Y1 KR920004868 Y1 KR 920004868Y1
- Authority
- KR
- South Korea
- Prior art keywords
- logic
- terminal
- gate
- switching unit
- logic circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000010586 diagram Methods 0.000 description 2
- 239000003990 capacitor Substances 0.000 description 1
Classifications
-
- E—FIXED CONSTRUCTIONS
- E05—LOCKS; KEYS; WINDOW OR DOOR FITTINGS; SAFES
- E05B—LOCKS; ACCESSORIES THEREFOR; HANDCUFFS
- E05B81/00—Power-actuated vehicle locks
- E05B81/54—Electrical circuits
-
- E—FIXED CONSTRUCTIONS
- E05—LOCKS; KEYS; WINDOW OR DOOR FITTINGS; SAFES
- E05B—LOCKS; ACCESSORIES THEREFOR; HANDCUFFS
- E05B49/00—Electric permutation locks; Circuits therefor ; Mechanical aspects of electronic locks; Mechanical keys therefor
-
- E—FIXED CONSTRUCTIONS
- E05—LOCKS; KEYS; WINDOW OR DOOR FITTINGS; SAFES
- E05B—LOCKS; ACCESSORIES THEREFOR; HANDCUFFS
- E05B81/00—Power-actuated vehicle locks
- E05B81/02—Power-actuated vehicle locks characterised by the type of actuators used
- E05B81/04—Electrical
-
- E—FIXED CONSTRUCTIONS
- E05—LOCKS; KEYS; WINDOW OR DOOR FITTINGS; SAFES
- E05Y—INDEXING SCHEME ASSOCIATED WITH SUBCLASSES E05D AND E05F, RELATING TO CONSTRUCTION ELEMENTS, ELECTRIC CONTROL, POWER SUPPLY, POWER SIGNAL OR TRANSMISSION, USER INTERFACES, MOUNTING OR COUPLING, DETAILS, ACCESSORIES, AUXILIARY OPERATIONS NOT OTHERWISE PROVIDED FOR, APPLICATION THEREOF
- E05Y2900/00—Application of doors, windows, wings or fittings thereof
- E05Y2900/10—Application of doors, windows, wings or fittings thereof for buildings or parts thereof
- E05Y2900/13—Type of wing
- E05Y2900/132—Doors
-
- E—FIXED CONSTRUCTIONS
- E05—LOCKS; KEYS; WINDOW OR DOOR FITTINGS; SAFES
- E05Y—INDEXING SCHEME ASSOCIATED WITH SUBCLASSES E05D AND E05F, RELATING TO CONSTRUCTION ELEMENTS, ELECTRIC CONTROL, POWER SUPPLY, POWER SIGNAL OR TRANSMISSION, USER INTERFACES, MOUNTING OR COUPLING, DETAILS, ACCESSORIES, AUXILIARY OPERATIONS NOT OTHERWISE PROVIDED FOR, APPLICATION THEREOF
- E05Y2900/00—Application of doors, windows, wings or fittings thereof
- E05Y2900/50—Application of doors, windows, wings or fittings thereof for vehicles
- E05Y2900/53—Type of wing
- E05Y2900/531—Doors
Landscapes
- Fittings On The Vehicle Exterior For Carrying Loads, And Devices For Holding Or Mounting Articles (AREA)
Abstract
내용 없음.No content.
Description
도면은 본 고안에 따른 논리회로를 이용한 시건장치의 상세회로도.Figure is a detailed circuit diagram of the locker using a logic circuit according to the present invention.
* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings
1 : 제 1 논리조합부 2 : 제 2 논리조합부1: first logical combining unit 2: second logical combining unit
3 : 제 3 논리조합부 4 : 제 1 스위칭부3: third logic combination portion 4: first switching portion
5 : 제 2 스위칭부 6 : 전자석5: second switching unit 6: electromagnet
본 고안은 논리회로를 이용한 시건장치에 관한 것으로, 특히 차량에 장착된 카 오디오(Car Audio)를 일정한 논리신호에 의해서만 차량에서 분리되게한 논리회로를 이용한 시건장치에 관한 것이다.The present invention relates to a locker using a logic circuit, and more particularly, to a locker using a logic circuit that allows the car audio (Car Audio) mounted on the vehicle to be separated from the vehicle only by a certain logic signal.
일반적으로, 카 오디오용 시건장치는 기구적인 면을 이용하거나 또는 카 오디오 내부에 내장되어 있는 마이크로프로세서의 제어신호를 이용한 것이 사용되어 왔으나, 기구적인 측면에서의 시건장치는 일정형태 외에 다른 형태의 변형이 힘들어 이로인하여 사용자외의 사람에게 알려지면 시건장치로서의 역할을 못한다는 단점이 있다.In general, a car audio device using a mechanical surface or a control signal of a microprocessor embedded in the car audio has been used, but a mechanical device in terms of mechanical devices may be modified in other forms. Due to this difficulty, there is a disadvantage that it does not play a role as a device when it is known to people other than the user.
또한, 마이크로 프로세서의 제어신호를 이용한 시건장치는 고장률이 높아 이를 수리하는데는 작업시간이 오래걸리고 그에 따른 경비가 많이드는 단점이 있다.In addition, the lock device using a control signal of the microprocessor has a high failure rate has a disadvantage that takes a long time to repair and a high cost accordingly.
따라서, 본 고안은 상기한 단점을 해소하기 위해 특정한 논리신호에 의해서만 차량에 장착된 카 오디오가 분리되도록 하는 논리회로를 이용한 시건장치를 제공하는데 그 목적이 있다.Accordingly, an object of the present invention is to provide a locker using a logic circuit that allows the car audio mounted on a vehicle to be separated only by a specific logic signal in order to solve the above disadvantage.
본 고안에 의한 시건장치에 의하면, 차량에 이용될 수 있음은 물론 일반가정의 출입문 및 금고등에 이용할 수 있는 장점이 있다.According to the lock device according to the present invention, as well as can be used in a vehicle there is an advantage that can be used for doors and safes of general households.
본 고안의 논리회로를 이용한 시건장치에 의하면, Vcc단자에 병렬접속된 스위치 SW1내지 SW5로 부터 종속 접속되어 그에 인가되는 논리신호를 조합하는 제1내지 제 3 논리조합부(1 내지 3)와, 상기 제 3 논리조합부(3)로 부터의 논리 신호에 따라 ON 또는 Off되는 제 1 스위칭부(4)와, 상기 제 1 스위칭부(4)의 출력신호에 따라 ON 또는 Off되는 제 2 스위칭부(4)와, 한 단자는상기 제 1 스위칭부(4)에 접속되고 나머지 단자는 상기 Vcc단자에 접속되는 리미트 스위치 LS1과 , 상기 제 2 스위칭부(5)의 출력에 따라 기계적인 Locking장치가 제어되는 작동부(6)를 구성한 것을 특징으로 한다.According to the test device using the logic circuit of the present invention, the first to third logic combinations (1 to 3) for combining the logic signals applied to and cascaded from the switches SW 1 to SW 5 connected in parallel to the Vcc terminal. And a first switching unit 4 that is turned on or off in accordance with a logic signal from the third logic combination unit 3, and a second that is turned on or off in accordance with an output signal of the first switching unit 4. The switching unit 4 and one terminal are connected to the first switching unit 4 and the other terminal is connected to the Vcc terminal. The limit switch LS 1 is connected to the output of the second switching unit 5. It is characterized by comprising an operating part 6 in which the locking device is controlled.
이하, 첨부된 도면을 참조하여 본 고안을 상세히 설명하기로 한다.Hereinafter, the present invention will be described in detail with reference to the accompanying drawings.
도면은 본 고안에 따른 논리회로를 이용한 시건장치의 상세회로도로서, Vcc전원단자로부터 스위치 SW1및 SW4는 직접 제 1 논리조합부(1)의 AND게이트 A1및 A4의 한 단자에 각기 접속되고 스위치 SW2및 SW3는 반전게이트 N1및 N2를 각기 경유해 상기 제 1 논리조합부(1)의 AND게이트 A2및 A3의 한단자에 각각 접속된다.Figure is a detailed circuit diagram of the locker using a logic circuit according to the present invention, the switch SW 1 and SW 4 from the Vcc power terminal is directly connected to one terminal of the AND gate A 1 and A 4 of the first logic combination unit 1, respectively. The switches SW 2 and SW 3 are connected to one terminal of the AND gates A 2 and A 3 of the first logical combination section 1 via the inverting gates N 1 and N 2 , respectively.
또한, 스위치 SW5는 상기 AND게이트 A1내지 A4에 구동전압을 공급하기 위해 상기 제 1 논리조합부(1)에 접속되며, 상기 스위치 S1과 AND게이트 A1, 상기 스위치 SW2와 반전게이트 N1, 상기 스위치 SW3와 반전게이트 N2및 상기 스위치 SW4와 AND게이트 A4의 각 접속점을 저항 R1,R2,R3및 R4를 경유해 각기 접지된다.In addition, a switch SW 5 is connected to the first logic combination unit 1 to supply driving voltages to the AND gates A 1 to A 4 , and is inverted with the switch S 1 and the AND gate A 1 , and the switch SW 2. Each connection point of the gate N 1 , the switch SW 3 and the inverted gate N 2, and the switch SW 4 and the AND gate A 4 is grounded through the resistors R 1 , R 2 , R 3 and R 4 , respectively.
또한, 상기 AND게이트 A1의 나머지 단자는 상기 AND 게이트 A2의 한 단자에 접속되며 상기 AND게이트 A2의 나머지 단자는 상기 AND게이트 A1의 한단자에 접속된다.Further, the other terminal of the AND gate A 1 is connected to one terminal of the AND gate A 2 the other terminal of the AND gate A 2 is connected to one character of the AND gates A 1.
상기 AND게이트 A3의 한단자는 AND게이트 A4의 한단자에 접속되며 상기 AND게이트 A3의 나머니 단자는 상기 AND게이트 A3의 한단자에 접속된다.The one of the AND gates A 3 are connected to one character of the AND gate A 4 or money terminal of the AND gate A 3 are connected to one character of the AND gate A 3.
상기 AND게이트 A1및 A2의 출력단자는 제 2 논리조합부(2)의 AND게이트 A5에, 상기 AND케이트 A3및 A4의 출력단자는 상기 제 2 논리조합부(2)의 NAND게이트 NA1단자에 각각 접속된다.The output terminals of the AND gates A 1 and A 2 are connected to the AND gate A 5 of the second logical combiner 2 , and the output terminals of the AND gates A 3 and A 4 are the NAND gate NA of the second logical combiner 2. It is connected to 1 terminal, respectively.
한편, 상기 AND게이트 A5출력단자는 제 3 논리조합부(3)의 AND게이트 A6의 한 입력단자에 접속되는 동시에 반전게이트 N3를 경유해 상기 제 3 논리조합부(3)의 AND게이트 A7에 접속기되며, 상기 NAND 게이트 NA1의 출력단자는 상기 AND 게이트 A6의 나머지 단자에 접속되는 동시에 반전게이트 N4를 경유해 상기 AND게이트 A7의 나머지 입력단자에 접속된다.On the other hand, the AND gate A 5 output terminal is connected to one input terminal of the AND gate A 6 of the third logical combination section 3 and at the same time, the AND gate A of the third logical combination section 3 via the inversion gate N 3 . and the connector 7, the an output terminal of the NAND gate NA 1 is connected to the other input terminal of the aND gate a 7 at the same time it is connected to the other terminal of the aND gate a 6 via the inversion gate N 4.
상기 AND게이트 A6및 NAND게이트 A7의 출력단자는 서로 접속되어 다이오드 D1및 저항 R5를 경유해 제 1 스위칭부(4)의 에미터 단자가 접지된 트랜지스터 TR1의 베이스 단자에 접속된다.The output terminals of the AND gate A 6 and the NAND gate A 7 are connected to each other and connected to the base terminal of the transistor TR 1 to which the emitter terminal of the first switching unit 4 is grounded via the diode D 1 and the resistor R 5 .
상기 트랜지스터 TR1의 컬렉터 단자는 저항 R6및 리미트 스위치 LS1을 경유해 Vcc단자에 접속되는 동시에 캐패시터 C1을 통해 접지된다.The collector terminal of the transistor TR 1 is connected to the Vcc terminal via the resistor R 6 and the limit switch LS 1 and grounded through the capacitor C 1 .
또한, 상기 트랜지스터 TR1의 컬렉터 단자는 제 2 스위칭부(5)의 에미터 단자가 접지된 트랜지스터 TR2의 베이스 단자에 접속된다. 상기 트랜지스 TR2의 컬렉터 단자는 저항 R8및 작동부(6)를 경유해 Vcc단자에 접속되도록 구성된다.The collector terminal of the transistor TR 1 is connected to the base terminal of the transistor TR 2 to which the emitter terminal of the second switching unit 5 is grounded. The collector terminal of the transistor TR 2 is configured to be connected to the Vcc terminal via the resistor R 8 and the operating part 6.
상기와 같이 구성된 본 고안의 본 고안의 동작을 설명하면 다음과 같다.Referring to the operation of the present invention of the present invention configured as described above are as follows.
상기 리미트 스위치 LS1이 닫히면 상기 트랜지스터 TR2가 ON 동작하여 상기 작동부(6)의 접점이 붙게되어 카오디오는 잠금상태가 된다.When the limit switch LS 1 is closed, the transistor TR 2 is turned on so that the contact of the operation unit 6 is attached, and the car audio is locked.
상기와 같은 잠금상태에서 이를 해제하려면 상기 트랜지스터 TR2를 Off시키면 되므로 구체적 동작은 상기 스위치 SW1내지 SW5의 조작에 따르는데 그 동작 설명은 다음과 같다.Since the transistor TR 2 is to be turned off in the locked state as described above, a specific operation is in accordance with the operation of the switches SW 1 to SW 5 .
먼저 상기 스위치 SW5가 닫힌 상태에서, 상기 스위치 SW1은 ON시키고 SW2내지 SW4는 Off하면 상기 AND게이트 A1및 A2의 출력은 논리적 "고"상태가 되며 A3내지 A4는 논리적 "저"상태가 된다.First, when the switch SW 5 is closed, when the switch SW 1 is turned ON and SW 2 to SW 4 are turned off, the outputs of the AND gates A 1 and A 2 are logically “high” and A 3 to A 4 are logical. The state goes "low".
따라서 상기 AND게이트 A5및 NAND 게이트 NA1의 출력은 모두 논리적 "고"상태가 되어 이로인하여 상기 AND게이트 A6의 출력은 논리적 "고"상태가 된다.Therefore, the outputs of the AND gate A 5 and the NAND gate NA 1 are both in a logical "high" state, and thus the output of the AND gate A 6 is in a logical "high" state.
그러므로, 상기 트랜지스터 TR1은 ON 동작하여 상기 트랜지스터 TR2의 베이스 단자 전위는 논리적 "저"전위가 되어 Off되어 상기 작동부(6)이 기계적 Locking 장치(도면에 도시 않됨)가 해제되어 오디오를 분리할 수 있다.Therefore, the transistor TR 1 is turned ON so that the base terminal potential of the transistor TR 2 becomes a logical "low" potential and is turned off so that the operating portion 6 releases the mechanical locking device (not shown) to isolate the audio. can do.
또한, 상기 스위치 SW5를 담은 상태에서 상기 스위치 SW1내지 SW3는 Off시키고 SW4만 ON하면 상기 AND게이트 A5및 NAND게이트 NA1의 출력은 논리적 "저"상태가 되어 상기 AND게이트 A7의 출력은 논리적 "고" 상태가 되어 전술한 동작과 동일하게 된다.In addition, when the switches SW 1 to SW 3 are turned off and only SW 4 is turned on in the state of containing the switch SW 5 , the outputs of the AND gate A 5 and the NAND gate NA 1 are logically “low” to form the AND gate A 7. The output of is in a logical " high " state, which is the same as the operation described above.
또한, 상기 스위치 SW5를 닫은 상태에서 상기 스위치 SW1및 SW3를 ON하거나 또는 SW2및 SW4를 ON하여도 전술한 동작과 동일하게 된다.In addition, when the switches SW 1 and SW 3 are turned on or the SW 2 and SW 4 are turned on in the state where the switch SW 5 is closed, the same operation as described above.
전술한 스위치 동작이외에는 상기 트랜지스터 TR1이 Off된 상태이므로 잠금상태는 해제되지 않는다.In addition to the switch operation described above, since the transistor TR 1 is in an off state, the locked state is not released.
상술한 바와같이 본 고안에 의하면, 종래의 기계적인 시건장치에 비해 전자논리회로를 이용함으로서 카 오디오의 도난방지에 지대한 효과가 있을 뿐만아니라 일반가정의 출입문 및 금고등에 이용할 수 있는 장점이 있다.As described above, according to the present invention, by using an electronic logic circuit as compared to the conventional mechanical lock device, the car audio is not only effective in preventing theft, but also has advantages in that it can be used for doors and safes of general households.
Claims (4)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019890017649U KR920004868Y1 (en) | 1989-11-28 | 1989-11-28 | Locker using logic circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019890017649U KR920004868Y1 (en) | 1989-11-28 | 1989-11-28 | Locker using logic circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
KR910009250U KR910009250U (en) | 1991-06-28 |
KR920004868Y1 true KR920004868Y1 (en) | 1992-07-20 |
Family
ID=19292391
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR2019890017649U Expired KR920004868Y1 (en) | 1989-11-28 | 1989-11-28 | Locker using logic circuit |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR920004868Y1 (en) |
-
1989
- 1989-11-28 KR KR2019890017649U patent/KR920004868Y1/en not_active Expired
Also Published As
Publication number | Publication date |
---|---|
KR910009250U (en) | 1991-06-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
MY118314A (en) | Semiconductor integrated circuit | |
CA2043610A1 (en) | Drive circuit comprising a subsidiary drive circuit | |
TW366492B (en) | Semiconductor having contact checking circuits | |
KR920004868Y1 (en) | Locker using logic circuit | |
GB1103538A (en) | Electrical switching circuit | |
DE69414310D1 (en) | Integrated semiconductor circuit with test circuit | |
US4549100A (en) | MOS Voltage comparator and method | |
ATE280450T1 (en) | DIFFERENTIAL OUTPUT LEVEL FOR THREE STATES | |
KR0167494B1 (en) | Automotive door lock switch circuit | |
JP2563570B2 (en) | Set / reset flip-flop circuit | |
EP0616224A3 (en) | Semiconductor device and burn-in method thereof. | |
KR910003011B1 (en) | Electronic lock device by level comparison | |
KR840001303Y1 (en) | Electronic shedding device | |
KR920008834Y1 (en) | Signal Path Control Circuit for Teletext Embedded TV | |
SU1062859A1 (en) | Control signal former | |
KR930002982Y1 (en) | Lock circuit of car door | |
KR900006921Y1 (en) | Electronic button key circuit | |
SU1370763A1 (en) | Self-check switching device | |
SU1716500A1 (en) | Information input device | |
KR890017118A (en) | Anti Theft Device With Electronic Password Device | |
KR920008991Y1 (en) | IF power switch | |
KR890007290A (en) | Semiconductor memory device with level converter | |
KR890006045Y1 (en) | Three-phase input mode detector | |
SU1182665A1 (en) | Element having three states | |
SU1140245A1 (en) | Amplifier-conditioner of output signals of read-only storages based on metal-oxide-semiconductor transistors |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
UA0108 | Application for utility model registration |
Comment text: Application for Utility Model Registration Patent event code: UA01011R08D Patent event date: 19891128 |
|
UA0201 | Request for examination |
Patent event date: 19891128 Patent event code: UA02012R01D Comment text: Request for Examination of Application |
|
UG1501 | Laying open of application | ||
UG1604 | Publication of application |
Patent event code: UG16041S01I Comment text: Decision on Publication of Application Patent event date: 19920624 |
|
E701 | Decision to grant or registration of patent right | ||
UE0701 | Decision of registration |
Patent event date: 19921019 Comment text: Decision to Grant Registration Patent event code: UE07011S01D |
|
REGI | Registration of establishment | ||
UR0701 | Registration of establishment |
Patent event date: 19921104 Patent event code: UR07011E01D Comment text: Registration of Establishment |
|
UR1002 | Payment of registration fee |
Start annual number: 1 End annual number: 3 Payment date: 19921104 |
|
UR1001 | Payment of annual fee |
Payment date: 19950630 Start annual number: 4 End annual number: 6 |
|
UR1001 | Payment of annual fee |
Payment date: 19980630 Start annual number: 7 End annual number: 7 |
|
FPAY | Annual fee payment |
Payment date: 19990617 Year of fee payment: 8 |
|
UR1001 | Payment of annual fee |
Payment date: 19990617 Start annual number: 8 End annual number: 8 |
|
LAPS | Lapse due to unpaid annual fee | ||
UC1903 | Unpaid annual fee |