[go: up one dir, main page]

KR910005679Y1 - Current control circuit of stepping motor for fdd - Google Patents

Current control circuit of stepping motor for fdd Download PDF

Info

Publication number
KR910005679Y1
KR910005679Y1 KR2019880017405U KR880017405U KR910005679Y1 KR 910005679 Y1 KR910005679 Y1 KR 910005679Y1 KR 2019880017405 U KR2019880017405 U KR 2019880017405U KR 880017405 U KR880017405 U KR 880017405U KR 910005679 Y1 KR910005679 Y1 KR 910005679Y1
Authority
KR
South Korea
Prior art keywords
integrated circuit
step motor
circuit
control circuit
motor driving
Prior art date
Application number
KR2019880017405U
Other languages
Korean (ko)
Other versions
KR900008976U (en
Inventor
배명훈
Original Assignee
삼성전자 주식회사
안시환
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 삼성전자 주식회사, 안시환 filed Critical 삼성전자 주식회사
Priority to KR2019880017405U priority Critical patent/KR910005679Y1/en
Publication of KR900008976U publication Critical patent/KR900008976U/en
Application granted granted Critical
Publication of KR910005679Y1 publication Critical patent/KR910005679Y1/en

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B19/00—Driving, starting, stopping record carriers not specifically of filamentary or web form, or of supports therefor; Control thereof; Control of operating function ; Driving both disc and head
    • G11B19/20—Driving; Starting; Stopping; Control thereof
    • G11B19/28—Speed controlling, regulating, or indicating
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02P—CONTROL OR REGULATION OF ELECTRIC MOTORS, ELECTRIC GENERATORS OR DYNAMO-ELECTRIC CONVERTERS; CONTROLLING TRANSFORMERS, REACTORS OR CHOKE COILS
    • H02P8/00—Arrangements for controlling dynamo-electric motors rotating step by step
    • H02P8/02—Arrangements for controlling dynamo-electric motors rotating step by step specially adapted for single-phase or bi-pole stepper motors, e.g. watch-motors, clock-motors
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B2220/00—Record carriers by type
    • G11B2220/20—Disc-shaped record carriers
    • G11B2220/25—Disc-shaped record carriers characterised in that the disc is based on a specific recording technology
    • G11B2220/2508—Magnetic discs
    • G11B2220/2512—Floppy disks

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Control Of Stepping Motors (AREA)

Abstract

내용 없음.No content.

Description

플로피 디스크 드라이브의 스텝모터 전류 제어회로Step Motor Current Control Circuit of Floppy Disk Drive

제 1 도는 종래의 회로도.1 is a conventional circuit diagram.

제 2 도는 본 고안의 회로도.2 is a circuit diagram of the present invention.

* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings

100 : FDD제어용 집적회로 120 : 스텝 모터 구동용 집적회로100: integrated circuit for FDD control 120: integrated circuit for driving step motor

121 : 로직회로 122 : 아날로그회로121: logic circuit 122: analog circuit

130 : 스텝 모터 140 : 비교 및 제어회로130: step motor 140: comparison and control circuit

141 : 비교기용 집적회로 R1∼R4: 저항141: integrated circuit for comparators R 1 to R 4 : resistance

본 고안은 컴퓨터의 보조기억장치인 플로피 디스크 드라이브(Floppy Disk Drive : 이하 FDD라 한다)에 이용할 수 있는 전류 제어회로에 관한것으로, 특히, 스텝모터(STEP MOTOR)에 흐르는 전류를 제한함으로써 모터 구동시 노이즈(Noise) 및 전력소모를 극소화할 수 있도록 한 플로피 디스크 드라이브의 스텝 모터 제어회로에 관한 것이다.The present invention relates to a current control circuit that can be used for a floppy disk drive (hereinafter referred to as FDD), which is an auxiliary memory device of a computer. In particular, the present invention is directed to limiting the current flowing through a step motor. The present invention relates to a stepper motor control circuit of a floppy disk drive capable of minimizing noise and power consumption.

일반적으로 FDD는 스텝모터를 구동시켜 헤드(HEAD)를 트랙(TRACK)의 인(IN), 아웃(OUT) 방향으로 이동해 줌으로써 디스켓(Diskette)에 필요한 정보를 읽거나 쓸 수 있도록 하는데 종래의 FDD는 제 1 도에서 도시한 바와같이 FDD제어용 집적회로(110)와 스텝 모터 구동용 집적회로(120)와 스텝 모터(130)로 구성되어 상기 FDD제어용 집적회로(110)로부터 인가되는 스텝 펄스신호에 따라 스텝 모터 구동용 집적회로(120)가 동작하고 이로 인해 스텝 모터의 방향을 제어하는 4상 위상 신호가 스텝 모터(130)로 인가되어 상기 스텝 모터(130)를 구동시킴으로써 원하는 파일(File)이 위치하는 트랙을 따라 헤드가 움직이도록 하였다.In general, the FDD drives the step motor to move the head HEAD in and out of the track so that information required for a diskette can be read or written. As shown in FIG. 1, an FDD control integrated circuit 110, a stepper motor driving integrated circuit 120, and a stepper motor 130 are configured according to a step pulse signal applied from the FDD control integrated circuit 110. Since the step motor driving integrated circuit 120 operates, a four-phase phase signal for controlling the direction of the step motor is applied to the step motor 130 to drive the step motor 130 to locate a desired file. The head moves along the track.

그런데 모터 구동시 스텝 레이트(STEP RATE : 스텝 모터가 헤드를 다음 트랙으로 이동시키는데 걸리는 시간)가 각각 다를 경우는 FDD헤드 캐리지(Carriage)의 정도에 따른 문제점으로 인해 소리가 각각 다르게 나기 때문에 스텝 레이트가 클 경우에는 노이즈가 너무 커지는 결점이 있었고, 또한 전력 소모가 크고 각 스텝 레이트마다 소모전력이 다르기 때문에 품질 및 생산성 향상이 저하되는 결점이 있었다.However, if the step rate (STEP RATE: the time it takes for the step motor to move the head to the next track) is different, the sound will be different due to the problem of the FDD head carriage. If it is large, there is a drawback that the noise becomes too large, and also there is a drawback that the quality and productivity improvement are deteriorated because the power consumption is large and the power consumption is different for each step rate.

본 고안은 상기와 같은 결점들이 스텝 모터를 흐르는 전류에 기인한다는 점에 착안하여 스텝 모터에 흐르는 전류를 감지해 이를 최소 스텝 레이트시 흐르는 전류치와 비교한 뒤 과소 여부를 판단하여 그 정보를 스텝 모터 구동용 집적회로에 전달함으로써 스텝 모터에 흐르는 전류를 제한하여 모터 구동시 노이즈 및 소모 전력을 최소화 할 수 있게 안출한 것으로, 이하 첨부된 도면을 참조하여 본 고안을 상세히 설명하면 다음과 같다.The present invention focuses on the fact that the above defects are caused by the current flowing through the stepper motor, and detects the current flowing through the stepper motor, compares it with the current value flowing at the minimum step rate, and determines whether or not the information is underestimated. By transferring to the integrated circuit for limiting the current flowing in the step motor to minimize the noise and power consumption when driving the motor, the present invention will be described in detail with reference to the accompanying drawings.

제 2 도에서 도시한 바와 같이 스텝 펄스 신호를 출력하는 FDD제어용 집적회로(110)와, 로직(Logic)회로(121)와 아날로그(Analog)회로(122)로 구성되어 입력된 스텝 펄스 신호를 분할하여 4상 위상신호를 출력하는 스텝 모터 모터 구동용 집적회로(12)와, 스텝 모터(130)로 이루어진 FDD에 있어서, 상기 FDD제어용 집적회로(11)는 상기 스텝 모타 구동용 집적회로(120)를 통해 스텝 모터(130)에 연결하여 상기 스텝 모터 구동용 집적회로(120)는 비교기용 집적회로(141)와 저항(R1∼R4)으로 구성되어 상기 스텝 모터 구동용 집적회로(120)의 아날로그부 접지(GND2)전위와 기준 전압을 비교해 그에따라 상기 스텝 모터 구동용 집적회로(120)의 로직부 접지(GND1)전위를 조절함으로써 스텝 모터에 흐르는 전류를 제어하는 비교 및 제어회로(140)에 연결하여 구성한 것이다.As shown in FIG. 2, the input step pulse signal is divided into an FDD control integrated circuit 110 for outputting a step pulse signal, a logic circuit 121, and an analog circuit 122. FIG. In an FDD comprising a step motor motor driving integrated circuit 12 and a step motor 130 for outputting a four-phase phase signal, the FDD control integrated circuit 11 is the step motor driving integrated circuit 120. The step motor driving integrated circuit 120 is connected to the step motor 130 through a comparator integrated circuit 141 and resistors R 1 to R 4 to form the step motor driving integrated circuit 120. A comparison and control circuit for controlling the current flowing through the stepper motor by comparing the analog ground (GND 2 ) potential of the step and the reference voltage and adjusting the logic ground (GND 1 ) potential of the integrated circuit for driving the stepper motor 120 accordingly. It is configured by connecting to 140.

상기와 같이 구성된 본 고안의 작용효과를 보다 상세히 설명하면 다음과 같다.If described in more detail the effect of the present invention configured as described above.

일반적으로 스텝 모터 구동용 집적회로(120)는 내부적으로 로직회로(121)와 아날로그회로(122)로 구분되어 있으며 접지 또한 로직부와 아날로그부로 분리되어 있으므로 FDD제어용 집적회로(110)로부터 출력된 스텝펄스 신호(A, B)가 스텝 모터 구동용 집적회로(120)로 인가되며 먼저 로직회로(121)가 구동하여 스텝 펄스 신호를 아날로그 회로(122)로 전달하고 상기 아날로그 회로(122)에서는 상기 스텝 펄스 신호(A, B)를 분할하여 스텝 모터의 방향을 제어하기 위한 4상 위상신호를 출력하므로 상기 4상 위상신호에 의해 스텝모터(130)가 구동되어 헤드를 원하는 방향으로 원하는 방향으로 이동시킬 수 있다.In general, the step motor driving integrated circuit 120 is internally divided into a logic circuit 121 and an analog circuit 122, and the ground is also divided into a logic unit and an analog unit, so the step output from the integrated circuit 110 for FDD control is performed. The pulse signals A and B are applied to the step motor driving integrated circuit 120. First, the logic circuit 121 is driven to transfer the step pulse signal to the analog circuit 122. In the analog circuit 122, the step is performed. 4-phase phase signal for controlling the direction of the stepper motor by dividing the pulse signal (A, B) Since the step motor 130 is driven by the four-phase phase signal can move the head in the desired direction in the desired direction.

그런데 이때 비교 및 제어회로(140)의 비교기용 집적회로(141)는 스텝 모터에 흐르는 전류를 감지하는데 상기 스텝 모터 구동용 집적회로(120)의 아날로그부 접지(GND2)를 통해 흐르는 전류는 저항(R1)을 통해 접지로 전달되므로 상기 저항(R1)에는 전압이 형성되고 상기 전압은 비교기용 집적회로(141)의 비반전 입력단자로 인가되며 상기 비교기용 집적회로 (141)의 비반전 입력단자에는 전압분배저항(R2)(R3)에 의해 분압된 전원(Vcc)이 기준 전압으로 인가되고 이때 상기 기준 전압은 최소 스텝 레이트시 흐르는 전류치에 해당하는 전압으로 설정한다.However, at this time, the comparator integrated circuit 141 of the comparison and control circuit 140 senses a current flowing through the stepper motor. The current flowing through the analog ground GND 2 of the stepper motor driving integrated circuit 120 is a resistance. they are passed to the ground through a (R 1), the resistance (R 1), the voltage is formed and wherein the voltage is applied to the non-inverting input terminal of the comparison appointed integrated circuit 141 and the non-inversion of the comparison appointed integrated circuit 141 A power supply Vcc divided by the voltage divider R 2 and R 3 is applied to the input terminal as a reference voltage, and the reference voltage is set to a voltage corresponding to a current value flowing at the minimum step rate.

상기와 같이 입력된 신호들은 비교기용 집적회로(141)에서 비교되는데 스텝 모터에 흐르는 전류가 과다할 경우, 즉 저항(R1)에 형성된 전압이 기준 전압보다 클 경우는 상기 비교기용 집적회로(141)의 출력이 하이상태가 되어 스텝 모터 구동용 집적회로(120)의 로직부 접지(GND1)전위도 역시 하이상태가 되므로 로직회로(121)가 순간적으로 차단되어 상기 스텝 모터 구동용 집적회로(120)의 출력 동작은 제한되고 이로인해 스텝 모터에 흐르는 전류가 감소하여 상기 저항(R1)에 형성된 전압이 기준 전압보다 작을 경우는 상기 비교기용 집적회로(141)의 출력이 로우상태가 되므로 로직회로(121)는 정상 동작을 하게되며 상기와 같은 동작들이 순간적이고 반복적으로 일어남에 따라 스텝 모터에 흐르는 전류를 일정하게 제어할 수 있다.The signals input as described above are compared by the comparator integrated circuit 141. When the current flowing through the stepper motor is excessive, that is, when the voltage formed in the resistor R 1 is greater than the reference voltage, the comparator integrated circuit 141 is used. ), The output of the circuit becomes high, so that the logic part ground (GND 1 ) potential of the stepper motor driving integrated circuit 120 also becomes a high state, so that the logic circuit 121 is momentarily shut off, and thus the stepper motor driving integrated circuit ( The output operation of the controller 120 is limited. As a result, when the current flowing through the stepper motor decreases, and the voltage formed in the resistor R 1 is smaller than the reference voltage, the output of the integrated circuit 141 for the comparator is turned low. The circuit 121 performs normal operation and can constantly control the current flowing in the stepper motor as the above operations occur instantaneously and repeatedly.

이상에서와 같이 본 고안은 스텝 모터에 흐르는 전류를 일정하게 제한함으로써 모터 구동시 노이즈가 너무 커지는 현상을 방지하는 효과가 있고 소모 전력의 변동을 방지함과 아울러 전력 소모를 극소화 함으로써 품질 및 생산성을 향상시킬 수 있는 효과가 있는 것이다.As described above, the present invention has the effect of preventing noise from becoming too large when the motor is driven by constantly limiting the current flowing through the stepper motor, preventing the fluctuation of the power consumption and minimizing the power consumption, thereby improving the quality and productivity. There is an effect that can be made.

Claims (2)

FDD제어용 집적회로(110)의 스텝 펄스 신호(A, B)를 분할하여 4상 위상가 스텝모터(130)로 인가되도록 하는 스텝모터 구동용 집적회로(120)에 있어서, 상기 스텝모터 구동용 집적회로(120)의 아날로그부 접지(GND2)전위와 기준 전압을 비교하여 스텝모터에 제한된 전류가 흐르도록 상기 스텝모터 구동용 집적회로(120)의 동작을 제어하는 비교 및 제어회로(140)로 구성된 것을 특징으로 하는 플로피 디스크 드라이브의 스텝 모터 전류 제어회로.4-phase phase by dividing step pulse signal (A, B) of FDD control integrated circuit 110 In the step motor driving integrated circuit 120 is applied to the step motor 130, by comparing the analog ground (GND 2 ) potential of the step motor driving integrated circuit 120 and the reference voltage to the step motor Step motor current control circuit of the floppy disk drive, characterized in that consisting of a comparison and control circuit 140 for controlling the operation of the step motor driving integrated circuit 120 so that a limited current flows. 제 1 항에 있어서, 비교 및 제어회로(140)는 스텝모터(130)에 흐르는 전류를 감지하기 위해 스텝모터 구동용 집적회로(120)의 아날로그부 접지(GND2)에 연결된 저항(R1)과, 최소스텝 레이트시 흐르는 전류치에 해당하는 전압을 기준전압으로 설정하기 위한 전압 분배 저항(R2)(R3) 및 저항(R4)을 비교기용 집적회로(141)에 각각 연결하고 상기 비교기용 집적회로(141)를 상기 스텝모터 구동용 집적회로(120)의 로직부접지(GND1)에 연결하여 구성한 것을 특징으로 하는 플로피 디스크 드라이브의 스텝모터 전류 제어회로.The resistor R 1 of claim 1, wherein the comparison and control circuit 140 is connected to the analog ground GND 2 of the step motor driving integrated circuit 120 to sense current flowing through the step motor 130. And a voltage divider (R 2 ) (R 3 ) and a resistor (R 4 ) for setting the voltage corresponding to the current value flowing at the minimum step rate as a reference voltage, respectively, to the comparator integrated circuit 141 and comparing the voltage. Step motor current control circuit of the floppy disk drive, characterized in that configured by connecting the conventional integrated circuit (141) to the logic unit ground (GND 1 ) of the step motor driving integrated circuit (120).
KR2019880017405U 1988-10-27 1988-10-27 Current control circuit of stepping motor for fdd KR910005679Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019880017405U KR910005679Y1 (en) 1988-10-27 1988-10-27 Current control circuit of stepping motor for fdd

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019880017405U KR910005679Y1 (en) 1988-10-27 1988-10-27 Current control circuit of stepping motor for fdd

Publications (2)

Publication Number Publication Date
KR900008976U KR900008976U (en) 1990-05-03
KR910005679Y1 true KR910005679Y1 (en) 1991-07-30

Family

ID=19280653

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019880017405U KR910005679Y1 (en) 1988-10-27 1988-10-27 Current control circuit of stepping motor for fdd

Country Status (1)

Country Link
KR (1) KR910005679Y1 (en)

Also Published As

Publication number Publication date
KR900008976U (en) 1990-05-03

Similar Documents

Publication Publication Date Title
JP3727981B2 (en) Stepping motor drive circuit
US5841261A (en) System for controlling stepping motor for dividing a single step of the motor into plural sections and applying voltages whose levels are determined in accordance with the sections
US6052017A (en) Method and circuit for enabling rapid flux reversal in the coil of a write head associated with a computer disk drive, or the like
EP0814473A2 (en) Harddisk spindle motor controller with either PWM or linear current control output
US6496317B2 (en) Accurate adjustable current overshoot circuit
US5041773A (en) Drive circuit for stepping motor
US6271978B1 (en) Power efficient overshoot control for magnetic recording write driver
EP1310955A2 (en) Write head driver circuit and method for writing to a memory disk
EP1113423B1 (en) Improvements in or relating to hard disk drives
EP1014360B1 (en) Improvements in or relating to hard disk drive write heads
US6400190B1 (en) Controlled current undershoot circuit
EP0811973A2 (en) Improvements in hard disk spindle and actuator motors control
KR910005679Y1 (en) Current control circuit of stepping motor for fdd
US4845417A (en) Driver for stepping motor
JP3942470B2 (en) Magnetic head drive circuit and magnetic storage device
US7057839B2 (en) Magnetic recording apparatus
US6731449B2 (en) Magnetic recording writing circuit
US20050111126A1 (en) Programmable overshoot for a servo writer
US6975473B2 (en) Power efficient overshoot protection during an operating mode transition
US6226141B1 (en) Damp circuit for a hard disk drive write head
US6580238B2 (en) Motor driver
US5630008A (en) Control circuit for driving motor with reduced power consumption and disk unit having the control circuit
KR890005012B1 (en) Magnetic disk device
JP3758931B2 (en) FDD device
JP2565018B2 (en) Inrush current prevention circuit

Legal Events

Date Code Title Description
A201 Request for examination
UA0108 Application for utility model registration

Comment text: Application for Utility Model Registration

Patent event code: UA01011R08D

Patent event date: 19881027

UA0201 Request for examination

Patent event date: 19881027

Patent event code: UA02012R01D

Comment text: Request for Examination of Application

UG1501 Laying open of application
UG1604 Publication of application

Patent event code: UG16041S01I

Comment text: Decision on Publication of Application

Patent event date: 19910702

E701 Decision to grant or registration of patent right
UE0701 Decision of registration

Patent event date: 19911023

Comment text: Decision to Grant Registration

Patent event code: UE07011S01D

REGI Registration of establishment
UR0701 Registration of establishment

Patent event date: 19920129

Patent event code: UR07011E01D

Comment text: Registration of Establishment

UR1002 Payment of registration fee

Start annual number: 1

End annual number: 3

Payment date: 19920129

UR1001 Payment of annual fee

Payment date: 19940629

Start annual number: 4

End annual number: 4

UR1001 Payment of annual fee

Payment date: 19950701

Start annual number: 5

End annual number: 5

UR1001 Payment of annual fee

Payment date: 19960627

Start annual number: 6

End annual number: 6

FPAY Annual fee payment

Payment date: 19970624

Year of fee payment: 7

UR1001 Payment of annual fee

Payment date: 19970624

Start annual number: 7

End annual number: 7

LAPS Lapse due to unpaid annual fee
UC1903 Unpaid annual fee