KR910004022Y1 - Overcurrent protection circuit of switching power supply (SMPS) - Google Patents
Overcurrent protection circuit of switching power supply (SMPS) Download PDFInfo
- Publication number
- KR910004022Y1 KR910004022Y1 KR2019880007047U KR880007047U KR910004022Y1 KR 910004022 Y1 KR910004022 Y1 KR 910004022Y1 KR 2019880007047 U KR2019880007047 U KR 2019880007047U KR 880007047 U KR880007047 U KR 880007047U KR 910004022 Y1 KR910004022 Y1 KR 910004022Y1
- Authority
- KR
- South Korea
- Prior art keywords
- diode
- load
- power supply
- smps
- switching power
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02H—EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
- H02H9/00—Emergency protective circuit arrangements for limiting excess current or voltage without disconnection
- H02H9/02—Emergency protective circuit arrangements for limiting excess current or voltage without disconnection responsive to excess current
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02H—EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
- H02H9/00—Emergency protective circuit arrangements for limiting excess current or voltage without disconnection
- H02H9/008—Intrinsically safe circuits
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Emergency Protection Circuit Devices (AREA)
Abstract
내용 없음.No content.
Description
제 1 도는 본 고안의 회로도.1 is a circuit diagram of the present invention.
* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings
20 : 폐회로 21 : 부하20: closed circuit 21: load
R1-R4: 저항 D1-D3:다이오드R 1 -R 4 : Resistor D 1 -D 3 : Diode
C1-C3: 콘덴서 TS : 트랜스C 1 -C 3 : Condenser TS: Trans
Q : 트랜지스터 F : 휴-즈(FUSE)Q: Transistor F: FUSE
V : 입력전압 BDD (Break down Diode) : 사태 다이오드V: Input Voltage BDD (Break down Diode): Avalanche Diode
본 고안의 스위칭 전원의 과전류 보호 회로에 관한 것으로, 특히 전원부 회로측에 우발적인 부품의 단락으로 관전류에 의한 부하측 부품의 파괴 및 발열이나 화재를 예방하기 위한 스위칭용 전원의 과전류 보호 회로에 관한 것이다.The present invention relates to an overcurrent protection circuit of a switching power supply, and more particularly, to an overcurrent protection circuit of a switching power supply for preventing destruction of a load-side component due to a tube current, heat generation, and fire due to an accidental short circuit of the power supply circuit.
종래의 스위칭 전원의 회로는 주로 1차측의 보호 회로로서 입력과 전류에 의해 트랜지스터가 개방되거나 파괴 되어 전원이 차단하게 함으로써 부하가 연결된 2차측에 과전류의 공급이 차단될 수 있으나 정격 휴우즈 이하의 전류가 흐를때 부품의 우발적인 단락(short)사고시 폐회로가 구성되어 2차측의 회로와 부하의 부품이 발열되어 파괴되거나 화재가 일어날 수 있는 경우가 발생하였던 것이다.Conventional switching power supply circuits are primarily protection circuits on the primary side, which causes the transistor to be opened or destroyed by inputs and currents to shut off the power supply, thereby blocking the supply of overcurrent to the secondary side to which the load is connected. In the event of an accidental short circuit of components, a closed circuit is formed, which causes the secondary circuit and the components of the load to generate heat, resulting in destruction or a fire.
본 고안은 전술한 바와 같은 제반 문제점을 해결하기 위하여 안출된 것으로 입력 전류의 과전류와 우발 사태에 발생할 수 있는 부품의 단락으로 야기되는 과전류로 발생되는 부품의 파괴 및 화재를 사전에 예방하여 부하측 회로를 보호 하는데 본 고안의 목적이 있는 것이다.The present invention was devised to solve the above-mentioned problems. The load-side circuit was prevented in advance by preventing the destruction and fire of the component caused by the overcurrent caused by the overcurrent of the input current and the short circuit of the component which may occur in the event of an accident. It is the purpose of the present invention to protect.
이하 첨부된 도면에 의해 상세히 설명하면 다음과 같다.Hereinafter, described in detail by the accompanying drawings as follows.
전원 입력단에 저항(R1)과 휴우즈(F)및 정류용 다이오드(D1), 콘덴서(C1)를 연결하고 다이오드(D1)의 출력측에는 저항(R2) (R3)을 통하여 트랜지스터(Q)의 베이스에 접속함과 동시에 트랜스(TS)의 1차측을 거쳐 트랜지스터(Q)의 콜렉터에 연결되도록 한다.Resistor (R 1 ), fuse (F), rectifier diode (D 1 ) and capacitor (C 1 ) are connected to the power input terminal, and resistor (R 2 ) (R 3 ) is connected to the output side of diode (D 1 ). It is connected to the base of the transistor Q and is connected to the collector of the transistor Q via the primary side of the transformer TS.
또한 트랜스(TS)의 2차측에는 다이오드(D1) (D2)를 각각 거쳐 콘덴서(C2) (C3)와 부하(21)를 연결하고 다이오드(D3)와 부하(21) 사이에 사태다이오드(BDD)를 접지와 연결하여서 구성된 것으로 작용및 효과를 설명하면 다음과 같다.In addition, the secondary side of the transformer (TS) is connected to the capacitor (C 2 ) (C 3 ) and the load 21 via the diode (D 1 ) (D 2 ), respectively, and between the diode (D 3 ) and the load (21) It is composed by connecting the landslide diode (BDD) with the ground.
입력단에 정상적인 전류가 흐르게 되면 저항(R1) 과 휴우즈(F)를 통하여 다이오드(D1)에서 반파 정류되어 트랜스(TS)에 전류를 인가 하게 된다. 이때 저항(R2) (R3)의해 감소된 전류가 트랜지스터(Q)의 베이스에 인가되면 트랜지스터(Q)는 도통 상태가 되며 트랜스(TS)에 인가된 전류가 트랜지스터(Q)를 통하여 흐르게 됨에 따라 트랜스(Q)D의 2차적에 전류가 유기되어 다이오드(D2) (D3)를 거쳐 부하(21)에 보내어지게 된다. 여기에서 콘덴서(C1)을 평활작용을 하게 된다.When a normal current flows through the input terminal, half-wave rectification is performed in the diode D 1 through the resistor R 1 and the fuse F to apply a current to the transformer TS. At this time, when the current reduced by the resistors R 2 and R 3 is applied to the base of the transistor Q, the transistor Q becomes conductive and the current applied to the transformer TS flows through the transistor Q. Accordingly, the current is induced in the secondary of the transformer (Q) D is sent to the load 21 via the diode (D 2 ) (D 3 ). Here, the capacitor C 1 is smoothed.
한편 휴우즈(F)에 설정된 정격 전압 이상의 과전류가 흐를시에는 휴우즈(F)가 개방(Open)되어 전류를 차단시킴으로서 부품에 무리를 주지 않게 되나 휴우즈(F)가 개방(Open)되지 않을 만큼의 과전류가 흐르거나 우발적인 사고로 인하여 부품이 단락(short)될 경우(가령 트랜지스터(Q)의 콜렉터와 에미터의 단락시 (점선부분)) 휴우즈(F)가 개방되지 않는 상태에서 폐회로(20)가 구성되어 정격전압 이상의 과전류기 트랜스(TS) 의 2차측에 계속적으로 유도된다.On the other hand, when an overcurrent above the rated voltage set in the fuse (F) flows, the fuse (F) is open to cut off the current, so as not to burden the components, but the fuse (F) is not open. If the component is shorted due to excessive current flow or accidental accident (e.g. short circuit between the collector and emitter of transistor Q (dotted line)), the closed circuit with the fuse F not opened 20 is configured to continuously guide the secondary side of the overcurrent transformer TS above the rated voltage.
만일 부하(21)측과 접지 사이에 사태다이오드(BDD)가 접속되어 있지 않는 경우에는 다이오드(D2) (D3) 및 콘덴서(C2) (C3)가 파괴 또는 발열되어 부품의 손상 및 화재의 우려가 발생할 뿐만 아니라 부하(21)측에도 심한 손상을 입게 된다. 그러나 부하(21)측과 접지 사이에 사태다이오드(BDD)를 접속하게 되면 트랜스(TS)에 유도된 2차 전류가 다이오드(D2)를 통과하여 사태다이오드(BDD)를 도통시킬 만큼의 과전류가 되면 사태다이오드(BDD)는 온(ON)상태가 되어 과전류를 접지로 흘려 보내게 된다. 따라서 부하단에 과전류를 차단시킴으로서 부하에 아무런 손상을 입히지 않게 될 뿐만아니라 사태다이오드(BDD)의 도통시킬 수 있는 전류가 다이오드(D2) (D3) 및 콘덴서(C2) (C3)거 파괴되기 전의 전류로 설정되어 있기 때문에 트랜스(TS)의 2차측에 접속된 회로도를 보호할 수 있는 것이다.If the landscaping diode BDD is not connected between the load 21 side and the ground, the diodes D 2 (D 3 ) and the capacitors (C 2 ) (C 3 ) are destroyed or generated, resulting in damage to components and Not only a fire may occur but also a severe damage to the load 21 side. However, when the landscaping diode BDD is connected between the load 21 side and the ground, the secondary current induced in the transformer TS passes through the diode D 2 so that the overcurrent is sufficient to conduct the landslide diode BDD. When the ground diode BDD is turned on, the overcurrent flows to ground. Therefore, by blocking the over current at the load stage, it does not cause any damage to the load, and the conducting current of the landslide diode (BDD) is not limited to the diode (D 2 ) (D 3 ) and the capacitor (C 2 ) (C 3 ) Since the current is set before the breakdown, the circuit diagram connected to the secondary side of the transformer TS can be protected.
이상에서 서술한 바와 같이 본 고안은 입력 전류가 휴우즈(F)의 정격 전류보다 과전류가 흐를때에는 휴우즈(F)가 개방되지 않을 만큼의 과전류가 흐를때나 우발적인 사고로 부품의 단락으로 인한 과전류를 발생할 수 있는 부품의 파괴, 발열에 의한 화재및 기기의 파손을 미연에 방지할 수 있는 유용한 고안인 것이다.As described above, when the input current flows more than the rated current of the fuse F, the present invention is caused by a short circuit of the component due to an accident or an overcurrent that does not open the fuse F. It is a useful design that can prevent the destruction of parts that can cause overcurrent, fire due to heat generation, and device damage.
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019880007047U KR910004022Y1 (en) | 1988-05-11 | 1988-05-11 | Overcurrent protection circuit of switching power supply (SMPS) |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019880007047U KR910004022Y1 (en) | 1988-05-11 | 1988-05-11 | Overcurrent protection circuit of switching power supply (SMPS) |
Publications (2)
Publication Number | Publication Date |
---|---|
KR890023831U KR890023831U (en) | 1989-12-04 |
KR910004022Y1 true KR910004022Y1 (en) | 1991-06-10 |
Family
ID=19275136
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR2019880007047U KR910004022Y1 (en) | 1988-05-11 | 1988-05-11 | Overcurrent protection circuit of switching power supply (SMPS) |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR910004022Y1 (en) |
-
1988
- 1988-05-11 KR KR2019880007047U patent/KR910004022Y1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR890023831U (en) | 1989-12-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3270465B2 (en) | Circuit protection device | |
JPH03150022A (en) | Feeding device | |
EP0154450A1 (en) | Earth leakage protective circuit | |
US4453193A (en) | Overcurrent protection for push-pull circuits | |
US4271448A (en) | Electronic protection circuit for solid state switches energizing AC loads | |
JPH0850518A (en) | Overcurrent protection device | |
JPS61273169A (en) | switching regulator | |
KR910004022Y1 (en) | Overcurrent protection circuit of switching power supply (SMPS) | |
US4181921A (en) | Harmonic distortion attenuator | |
US3256448A (en) | Protection circuit of a transistor type direct current constant voltage device | |
KR910004023Y1 (en) | Over current protective circuit | |
US3214677A (en) | Circuit for controlling transient voltages to prevent premature triggering of semiconductors | |
JP3374952B2 (en) | How to protect a series inverter circuit | |
CN210518115U (en) | Protection circuit of sampling resistor, flyback converter and switching power supply | |
JPH0847171A (en) | Overvoltage protection method and overvoltage protective device | |
US20240380197A1 (en) | Protection circuit for power supply devices, particularly for explosion-proof applications | |
JP2687061B2 (en) | AC load switchgear | |
JPS5834054B2 (en) | transistor drive circuit | |
SU1156189A1 (en) | Device for overvoltage protection of equipment in communication lines | |
KR870001386Y1 (en) | Surge Current Protection Circuit | |
RU2095906C1 (en) | Surge voltage protection device for ac mains loads | |
SU845213A1 (en) | Device for protecting electric network from overcurrent and overvoltage | |
RU2185016C2 (en) | Electronic safety device | |
KR870000653Y1 (en) | Power circuit | |
KR900004133Y1 (en) | Initial overcurrent protection circuit of power supply |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
UA0108 | Application for utility model registration |
Comment text: Application for Utility Model Registration Patent event code: UA01011R08D Patent event date: 19880511 |
|
A201 | Request for examination | ||
UA0201 | Request for examination |
Patent event date: 19890323 Patent event code: UA02012R01D Comment text: Request for Examination of Application Patent event date: 19880511 Patent event code: UA02011R01I Comment text: Application for Utility Model Registration |
|
UG1501 | Laying open of application | ||
UG1604 | Publication of application |
Patent event code: UG16041S01I Comment text: Decision on Publication of Application Patent event date: 19910514 |
|
E701 | Decision to grant or registration of patent right | ||
UE0701 | Decision of registration |
Patent event date: 19910828 Comment text: Decision to Grant Registration Patent event code: UE07011S01D |
|
REGI | Registration of establishment | ||
UR0701 | Registration of establishment |
Patent event date: 19911118 Patent event code: UR07011E01D Comment text: Registration of Establishment |
|
UR1002 | Payment of registration fee |
Start annual number: 1 End annual number: 3 Payment date: 19911118 |
|
UR1001 | Payment of annual fee |
Payment date: 19940601 Start annual number: 4 End annual number: 4 |
|
UR1001 | Payment of annual fee |
Payment date: 19950602 Start annual number: 5 End annual number: 5 |
|
UR1001 | Payment of annual fee |
Payment date: 19960529 Start annual number: 6 End annual number: 6 |
|
UR1001 | Payment of annual fee |
Payment date: 19970530 Start annual number: 7 End annual number: 7 |
|
UR1001 | Payment of annual fee |
Payment date: 19971231 Start annual number: 8 End annual number: 8 |
|
UR1001 | Payment of annual fee |
Payment date: 19990601 Start annual number: 9 End annual number: 9 |
|
UR1001 | Payment of annual fee |
Payment date: 20000529 Start annual number: 10 End annual number: 10 |
|
FPAY | Annual fee payment |
Payment date: 20010529 Year of fee payment: 11 |
|
UR1001 | Payment of annual fee |
Payment date: 20010529 Start annual number: 11 End annual number: 11 |
|
LAPS | Lapse due to unpaid annual fee | ||
UC1903 | Unpaid annual fee |