[go: up one dir, main page]

KR900010783A - 반도체 집적회로 - Google Patents

반도체 집적회로 Download PDF

Info

Publication number
KR900010783A
KR900010783A KR1019890019288A KR890019288A KR900010783A KR 900010783 A KR900010783 A KR 900010783A KR 1019890019288 A KR1019890019288 A KR 1019890019288A KR 890019288 A KR890019288 A KR 890019288A KR 900010783 A KR900010783 A KR 900010783A
Authority
KR
South Korea
Prior art keywords
nonvolatile memory
control unit
unit
integrated circuit
erasing
Prior art date
Application number
KR1019890019288A
Other languages
English (en)
Inventor
유키오 와다
다다시 마루야마
Original Assignee
아오이 죠이치
가부시키가이샤 도시바
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 아오이 죠이치, 가부시키가이샤 도시바 filed Critical 아오이 죠이치
Publication of KR900010783A publication Critical patent/KR900010783A/ko

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computing arrangements based on biological models
    • G06N3/02—Neural networks
    • G06N3/10—Interfaces, programming languages or software development kits, e.g. for simulating neural networks
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7807—System on chip, i.e. computer system on a single chip; System in package, i.e. computer system on one or more chips in a single package
    • G06F15/7814—Specially adapted for real time processing, e.g. comprising hardware timers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/02—Disposition of storage elements, e.g. in the form of a matrix array
    • G11C5/025—Geometric lay-out considerations of storage- and peripheral-blocks in a semiconductor storage device

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Biomedical Technology (AREA)
  • Evolutionary Computation (AREA)
  • Artificial Intelligence (AREA)
  • Health & Medical Sciences (AREA)
  • Biophysics (AREA)
  • Computational Linguistics (AREA)
  • Data Mining & Analysis (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • General Health & Medical Sciences (AREA)
  • Molecular Biology (AREA)
  • Mathematical Physics (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Microcomputers (AREA)
  • Read Only Memory (AREA)
  • Semiconductor Memories (AREA)
  • Non-Volatile Memory (AREA)

Abstract

내용 없음

Description

반도체 집적회로
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명의 1실시예에 따른 반도체집적회로를 나타낸 블럭도, 제2도 및 제3도는 각각 제1도에 도시된 반도체집적회로에 탑재된 CPU의 구성을 나타낸 블럭도.

Claims (7)

  1. 논리회로부(21)와, 일괄자외선소거형 불휘발성메모리(22; EPROM)와, 전기적으로 데이터를 입력, 소거가능한 불휘발성메모리(23; E2PROM)를 동일 칩 위에 구비하는 것을 특징으로 하는 반도체 집적회로.
  2. 제1항에 있어서, 상기 반도체집적회로는 마이크로컴퓨터이고, 상기 논리회로부는 중앙제어장치(21)를 포함하고 있으며, 상기 일괄자외선소거형 불휘발성메모리
    (22; EPROM)에는 상기 중앙제어장치의 제어동작을 담당하는 프로그램이 기억되어 있고, 상기 전기적으로 데이터를 입력, 소거 가능한 불휘발성메모리(23; E2PROM)에는 상기 중앙제어장치에 의해 처리된 각종 데이터가 격납되어 있으며, 이러한 소자들 즉, 중앙제어장치(21), 일괄자외선소거형 불휘발성메모리(22; EPROM) 및 전기적으로 데이터를 입력, 소거 가능한 불휘발성 메모리(23; E2PROM)가 시스템버스에 의해 종합되어 있는 것을 특징으로 하는 반도체 집적회로.
  3. 제2항에 있어서, 상기 중앙제어장치(21)가, 산술적인 논리연산장치(31)와, 레지스트군(33)과 명령디코더부(32)로 구성되고, 상기 명령디코더부(32)는 일괄자외선소거형 불휘발성메모리(22; EPROM)에 의해 구성되어 있는 것을 특징으로 하는 반도체 집적회로.
  4. 제2항에 있어서, 상기 중앙제어장치(21)는, 산술적인 논리연산장치(31)와 레지스터군(33)과 명령디코더부(32)를 구비하고 있으며, 상기 명령디코더부(32)는 전기적으로 데이터를 입력, 소거 가능한 불휘발성메모리(23; E2PROM)에 의해 구성되어 있는 것을 특징으로 하는 반도체 집적회로.
  5. 제2항에 있어서, 상기 중앙제어장치가 자기프로그램(自己 Program)이 가능한 디코더부(73)를 구비하고 있는 것을 특징으로 하는 반도체 집적회로.
  6. 제 5항에 있어서, 상기 자기프로그램이 가능한 디코더부(73)는 전기적으로 데이터의 입력, 소거 가능한 불휘발성메모리(23; E2PROM)에 의해 구성되고, 상기 명령디코더부(32)는 일괄자외선소거형 불휘발성메모리(22; EPROM)에 의해 구성되는 것을 특징으로 하는 반도체 집적회로.
  7. 제6항에 있어서, 상기 명령디코더부(32)에는 학습알고리즘이 입력되어 있고, 상기 자기프로그램이 가능한 디코더부(73)에는 학습에 따라 각 논리를 변경하는 기능이 구비되어 있는 것을 특징으로 하는 반도체 집적회로.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019890019288A 1988-12-28 1989-12-22 반도체 집적회로 KR900010783A (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP88-328921 1988-12-28
JP63328921A JPH02176882A (ja) 1988-12-28 1988-12-28 半導体集積回路

Publications (1)

Publication Number Publication Date
KR900010783A true KR900010783A (ko) 1990-07-09

Family

ID=18215580

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019890019288A KR900010783A (ko) 1988-12-28 1989-12-22 반도체 집적회로

Country Status (3)

Country Link
EP (1) EP0376063A3 (ko)
JP (1) JPH02176882A (ko)
KR (1) KR900010783A (ko)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0562737B1 (en) * 1992-03-26 1998-06-17 Hitachi, Ltd. Flash memory
US7007264B1 (en) * 2003-05-02 2006-02-28 Xilinx, Inc. System and method for dynamic reconfigurable computing using automated translation
JP5269020B2 (ja) 2010-09-22 2013-08-21 株式会社東芝 半導体集積回路装置およびメモリの管理方法

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57102511A (en) * 1980-12-18 1982-06-25 Daihatsu Motor Co Ltd Structure of cooling water outlet section of engine
JPS57140964A (en) * 1981-02-20 1982-08-31 Nissan Motor Co Ltd Lubrication mechanism for transfer axle
JPS58139265A (ja) * 1982-02-13 1983-08-18 Dainippon Printing Co Ltd マイクロコンピユ−タ
JPS61147340A (ja) * 1984-12-20 1986-07-05 Matsushita Electronics Corp シングルチツプマイクロコンピユ−タ
JPH063253B2 (ja) * 1985-06-28 1994-01-12 株式会社大金製作所 トルクコンバ−タのｐｔｏ軸潤滑装置

Also Published As

Publication number Publication date
EP0376063A2 (en) 1990-07-04
JPH02176882A (ja) 1990-07-10
EP0376063A3 (en) 1990-08-08

Similar Documents

Publication Publication Date Title
US5673222A (en) Nonvolatile semiconductor memory device
DE69325533D1 (de) Mikrorechner mit Speicher mit wahlfreiem Zugriff und Flashspeicher
US5991849A (en) Rewriting protection of a size varying first region of a reprogrammable non-volatile memory
US5307464A (en) Microprocessor and method for setting up its peripheral functions
JPH11353300A (ja) 半導体素子のためのプログラム可能ピンの指定
US5452229A (en) Programmable integrated-circuit switch
JPS6364088B2 (ko)
KR900010783A (ko) 반도체 집적회로
KR100400532B1 (ko) 다수의전자회로성분을갖는회로장치
US6400611B1 (en) Independent asynchronous boot block for synchronous non-volatile memory devices
JPS6118833B2 (ko)
US5261110A (en) System for performing writes to non-volatile memory elements in a minimal time
RU2216796C2 (ru) Электронное запоминающее устройство
US5619714A (en) Microcomputer having an instruction decoder with a fixed area and a rewritable area
KR920010468A (ko) 싱글칩.마이크로컴퓨우터 및 그것을 내장한 전자기기
KR940027663A (ko) 데이타처리시스템의 개발방법 및 데이타처리용 반도체집적회로
JPS6362778B2 (ko)
EP0265554A1 (en) Electrically erasable fused programmable logic array
JP2731747B2 (ja) 電子デジタルプロセッサ装置
KR910001550A (ko) 데이타 처리 장치와 그 방법
JP2000112755A (ja) マイクロコンピュータ
KR950014087B1 (ko) 롬 프래시(flash) 회로 및 그 방법
JPH0448331A (ja) 中央処理装置
JP2539094B2 (ja) 情報カ―ド
KR910005168A (ko) 기기의 제어장치

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19891222

PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 19891222

Comment text: Request for Examination of Application

PG1501 Laying open of application
E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 19930219

Patent event code: PE09021S01D

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 19930708

Patent event code: PE09021S01D

E601 Decision to refuse application
PE0601 Decision on rejection of patent

Patent event date: 19940201

Comment text: Decision to Refuse Application

Patent event code: PE06012S01D

Patent event date: 19930708

Comment text: Notification of reason for refusal

Patent event code: PE06011S01I

Patent event date: 19930219

Comment text: Notification of reason for refusal

Patent event code: PE06011S01I