KR890006188Y1 - Connector connector for computer - Google Patents
Connector connector for computer Download PDFInfo
- Publication number
- KR890006188Y1 KR890006188Y1 KR2019860010032U KR860010032U KR890006188Y1 KR 890006188 Y1 KR890006188 Y1 KR 890006188Y1 KR 2019860010032 U KR2019860010032 U KR 2019860010032U KR 860010032 U KR860010032 U KR 860010032U KR 890006188 Y1 KR890006188 Y1 KR 890006188Y1
- Authority
- KR
- South Korea
- Prior art keywords
- connector
- signal
- computer
- tri
- exchange
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000000872 buffer Substances 0.000 claims description 10
- 239000008186 active pharmaceutical agent Substances 0.000 claims description 4
- 230000007704 transition Effects 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 4
- 230000005540 biological transmission Effects 0.000 description 1
- 235000014121 butter Nutrition 0.000 description 1
- 230000008054 signal transmission Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4063—Device-to-bus coupling
- G06F13/4068—Electrical coupling
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4063—Device-to-bus coupling
- G06F13/409—Mechanical coupling
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Computer And Data Communications (AREA)
Abstract
내용 없음.No content.
Description
제1도는 본 고안의 회로도.1 is a circuit diagram of the present invention.
제2도는 본 고안의 신호 교환 회로부의 상세 회로도.2 is a detailed circuit diagram of the signal exchange circuit unit of the present invention.
제3도는 본 고안의 콘넥터 전환회로부의 상세 회로도.3 is a detailed circuit diagram of a connector switching circuit unit of the present invention.
제4도는 본 고안에서 터미날 또는 모뎀 연결상태 설명도.4 is an explanatory diagram of a terminal or modem connection state in the present invention.
* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings
1-4,15 : 콘넥터 9-12 : 신호교환 회로부1-4,15: Connector 9-12: Signal exchange circuit
13 : 콘넥터 절환회로부13: connector switching circuit
본 고안은 컴퓨터와 터미날 또는 변, 복조기를 상호 연결할때 사용하는 콘넥터(CONNOCTOR)를 분기하여 컴퓨터에 부착된 1개의 채널(또는 포트)를 4명이 공유해서 사용할 수 있고 1명의 사용자가 여러개의 컴퓨터를 사용할 수 있도록 한 콘넥터 분기장치의 회로구성에 관한 것이다.This design divides the connector (CONNOCTOR) that is used to interconnect the computer, terminal, side, and demodulator, so that 4 people can share one channel (or port) attached to the computer, and one user can use several computers. A circuit configuration of a connector branching device that can be used.
종래에는 2인 이상이 컴퓨터에 부착된 1채널을 공유해서 사용하고자 할때는 항상 컴퓨터의 채널에 연결된 콘넥터를 교환해서 다른 사용자가 사용하게 되어 있으므로 매우 불편하고 신호를 상호 교환해야 할 경우 즉, RXD(수신데이타:Receive Data)신호를 TXD(전송데이타:Transmitt Data)신호로 RTS(전송요청:Request to send)신호를 CTS(전송소거:Clear to send)신호로 DTR(데이타 단자 준비:Data Terminal Ready) 신호를 DTR(데이타 세트준비:Data Set Ready) 신호로 교환해야할 경우 너미날과 컴퓨터에 내장되어 있는 점퍼(Jumper)를 이용하거나 콘넥터의 센서로 교환(Twist)해서 부착시켜야 되므로 신호교환시에도 매우 불편한 문제점이 있었다.Conventionally, when two or more people want to share one channel attached to a computer, it is very inconvenient to exchange the signal connected to the channel of the computer and use it by other users. Data: Receive Data signal as TXD (Transmitt Data) signal RTS (Request to send) signal as CTS (Clear to send) signal DTR (Data Terminal Ready) signal If you need to exchange DTR (Data Set Ready) signal, you need to use jumper built-in terminal and computer or Twist to attach to sensor of connector. There was this.
본 고안은 이와 같은 문제점을 해결하기 위하여 컴퓨터와 터미널 또는 변조기, 복조기를 상호 연결하는 콘넥터를 간단한 스위치 조작을 통해 상호 신호교환을 할 수 있도록 함은 물론 원하는 사용자에게 간단히 콘넥터를 연결시킬 수 있도록하여 기기사용에 편리를 도모하는데 그 목적이 있는 것으로서 이하 첨부 도면을 참조하여 본 고안의 구성 및 작용효과를 설명하면 다음과 같다.In order to solve this problem, the present invention not only enables the exchange of signals between computers and terminals or modulators and demodulators through simple switch operations, but also allows the user to simply connect the connectors to the desired user. The purpose and purpose of the present invention will be described in detail below with reference to the accompanying drawings.
본 고안의 구성은 제1도에 도시된 바와 같이 콘넥터(1,2,3,4)는 각각 논리레벨 천이용 드라이버 회로부(5,6,7,8)를 통해 트라이(Tri) 스테이드 버퍼(901-904)와 인버터(905) 및 저항(906)과 팁스위치(907)로된 신호교환회로(9,10,11,12)의 입력에 연결하고 신호교환 회로의 출력은 각각 트라이 스테이트 버퍼(1301-1400)와 저항(R1-R4) 및 딥스위치(DS1-DS4)로된 콘넥터 전환회로(13)를 통해 드라이버 회로부(14)를 지나 컴퓨터의 공유채널(또는 포트)에 연결되는 콘넥터(15)에 연결하여 딥스위치의 조작으로 트라이 스테이트 버터(3상태버퍼)를 선택적으로 온 시킴으로써 콘넥터의 접속과 신호교환을 하도록 한 것이다.According to the configuration of the present invention, as shown in FIG. 901-904 and the inverter 905 and the inputs of the signal exchange circuits 9, 10, 11, and 12 made up of the resistors 906 and the tip switch 907. The outputs of the signal exchange circuits are tri-state buffers, respectively. Connects to the shared channel (or port) of the computer through the driver circuit section 14 through the connector switching circuit 13 consisting of 1301-1400) and resistors R 1 -R 4 and dip switches DS 1 -DS 4 . By connecting the connector 15 to the tri-state butter (three-state buffer) selectively by the operation of the dip switch to connect the connector and exchange the signal.
본 고안의 작용효과는 제1도에 도시된 바와 같이 논리레벨 천이용드라이버 회로부(5-8,14)는 신호의 논리레벨을 TTL회로에 적합한 레벨로 변환시키는 IC(예:RS232C)이고 콘넥터(1-4)는 사용자의 각 터미널에 연결시키고, 콘넥터(15)는 컴퓨터에 부착된 공유채널에 연결시켜서 콘넥터 전환회로(13)와 신호교환 회로(9-12)내의 딥스위치를 조작하므로서 콘넥터를 선택하고 신호교환을 하게 된다.As shown in FIG. 1, the driver circuits 5-8 and 14 for the logic level transition are ICs (eg, RS232C) for converting a logic level of a signal into a level suitable for a TTL circuit, and a connector ( 1-4) is connected to each terminal of the user, and the connector 15 is connected to the shared channel attached to the computer to operate the connector by operating the dip switch in the connector switching circuit 13 and the signal exchange circuit (9-12). Select and signal exchange.
즉, 신호교환 회로(9-12)는 제2도에 도시된 바와 같은 회로가 각 신호교환 회로(9-12)내에 3개씩 구성되며 그 동작은 다음과 같다.That is, in the signal exchange circuit 9-12, three circuits as shown in FIG. 2 are configured in each signal exchange circuit 9-12, and the operation thereof is as follows.
제2도에서와 같이 딥스위치(907)가 오프되었을시에는 트라이 스테이트 버퍼(901,904)의 제어단자에 하이신호가 인가되고 트라이 스테이트버퍼(902,903)의 제어단자에는 인버터(05)로 반전된 로우신호가 인가되어 버퍼(901,904)는 오프되고 버퍼(902,903)는 온되므로 단자(N1)는 단자(N3)는 단자(N2)는 단자(N4)와 연결되어 신호전송이 된다.As shown in FIG. 2, when the dip switch 907 is turned off, a high signal is applied to the control terminals of the tri state buffers 901 and 904 and a low signal inverted by the inverter 05 to the control terminals of the tri state buffers 902 and 903. Since the buffers 901 and 904 are turned off and the buffers 902 and 903 are turned on, the terminal N 1 is connected to the terminal N 3 and the terminal N 2 is connected to the terminal N 4 to perform signal transmission.
딥스위치(7)가 온되었을시에는 상기와 반대의 작용에 의해 단자(N1)는 단자(N4)와 단자(N2)는 단자(N3)와 각각 연결되므로 단자(N1,N3)에는 RXD신호를 단자(N2,N4)에는 TXD신호를 인가하는 경우 이들 신호간에 상호교환이 가능해지게 하는 것이며, 마찬가지로 단자(N1,N3)에는 RTS신호를 단자(N3,N4)에는 CTS신호를 인가하는 경우에도 딥스위치(907)의 온, 오프에 따라 신호교환이 이루어지게 된다.Since dip switch (7), the terminal by the action of the opposite city is one (N 1) is a terminal (N 4) and the terminal (N 2) is connected respectively to the terminals (N 3) terminals (N 1, N 3 ) When the RXD signal is applied to the terminals (N 2 , N 4 ) and the TXD signal is applied to these signals, mutual exchange between these signals is possible. Similarly, the terminals N 1 and N 3 are connected to the RTS signals at the terminals (N 3 , Even when the CTS signal is applied to N 4 ), signal exchange is performed according to the on / off of the dip switch 907.
신호(DTR,DSR)에 대해서되 마찬가지임을 알 수 있으며 상술한 바와 같이 제2도의 신호교환 회로가 제1도의 신호교환 회로부(9-12)내에 각각 3개씩 내장되므로 결과적으로 3쌍의 신호(TXD-RXD,RTS-CTS,DTR-DSR)의 교환이 딥스위치 조작으로 가능해지게 되는 것이다.As can be seen with respect to the signals DTR and DSR, as described above, three signal exchange circuits of FIG. 2 are embedded in the signal exchange circuits 9-12 of FIG. 1, resulting in three pairs of signals TXD. -RXD, RTS-CTS, DTR-DSR) can be exchanged by DIP switch operation.
상술한 바있는 RS-232C신호는 다음 3쌍의 신호 즉, TXD-RXD,RTS-CTS,DSR-DTR)신호는 DTE(컴퓨터 또는 터미널)와 DCE(모뎀)의 연결상황에 따라 제4도에서와 같이 연결된다.As described above, the RS-232C signal includes the following three pairs of signals, that is, TXD-RXD, RTS-CTS, and DSR-DTR signals according to the connection state of the DTE (computer or terminal) and DCE (modem). Is connected as
즉 1쌍으로된 신호는 DTE에서 DCE(DTE TO DCE)연결시에는 같은 신호끼리 연결되고 DTE에서 DTE(DTE TO DTE)로 연결시에는 1쌍내의 상대신호와 연결한다.That is, a paired signal is connected to the same signal when the DTE is connected to the DCE (DTE TO DCE), and when the DTE is connected to the DTE (DTE TO DTE), it is connected to the relative signal in the pair.
따라서 제2도에 나타낸 단자(N1),(N2),(N3),(N4)는 제4도에 나타낸 바와 같이 연결되는 것이다.Therefore, terminals N 1 , N 2 , N 3 , and N 4 shown in FIG. 2 are connected as shown in FIG. 4.
또한 콘넥터 전환회로(13)는 제3도에 도시된 바와 같이 딥스위치(DS1-DS4)의 온, 오프에 따라 트라이 스테이트 버퍼(1301-1400)돌이 온 또는 오프되므로서 각 콘넥터(1-4)에 드라이버 회로부(5-8)를 통해 연결된 신호교환회로(9-12)와 컴퓨터의 공유채널에 연결된 콘넥터(15)에 연결되는 드라이버 회로부(14) 사이의 상호접속이 결정되므로 결과적으로 콘넥터(1-4,15) 사이의 데이타 전송선로가 딥스위치(DS1-DS4)조작에 따라 서로 교환(Twist)되게 되는 것이다.In addition, as shown in FIG. 3, the connector switching circuit 13 turns on or off the tri-state buffers 1301-1400 according to turning on and off of the dip switches DS 1 to DS 4 . 4) the interconnection between the signal exchange circuit 9-12 connected through the driver circuit section 5-8 and the driver circuit section 14 connected to the connector 15 connected to the shared channel of the computer is determined, thus consequently the connector The data transmission lines between (1-4 and 15) are twisted with each other according to the operation of the dip switches DS 1 to DS 4 .
이에 대한 작용은 제2도의 경우와 유사하므로 구체적인 설명은 생략한다.Since the operation thereof is similar to that of FIG. 2, a detailed description thereof will be omitted.
그리고 본 고안에서 1명의 사용자가 4대의 컴퓨터를 사용하고자 할때는 콘넥터(15)는 1명의 사용자에게 연결하고 콘넥터(1-4)는 각기 상이한 컴퓨터(같은종류 또는 다른종류의 컴퓨터) 4대에 연결시켜서 사용하면 1명의 사용자가 4대의 컴퓨터를 사용할 수 있게 되는 것이다.In the present invention, when one user wants to use four computers, the connector 15 is connected to one user, and the connectors 1-4 are connected to four different computers (same or different kinds of computers). This allows one user to use four computers.
또한 컴퓨터의수가 증가하거나 4명이상의 1개의 채널을 공유할 경우에는 제2도 및 제3도 회로를 다수개 증설하여 간단히 확장할 수 있게 되는 것이다.In addition, when the number of computers increases or when a single channel is shared by more than four people, the second and third circuits can be expanded by simply adding a plurality of circuits.
이와 같이 본 고안에 의하면 컴퓨터에 부착된 1개의 채널(또는 포트)을 다수인이 공유해서 사용하는 다중사용 컴퓨터에서 제공하는 사용자수보다 더 많은 사용자가 존재할 경우 상호 콘넥터의 데이터선 교환 및 신호교환이 편리하게 되어 기기사용시에 편리를 도모할 수 있음은 물론 1명의 사용자가 여러대의 컴퓨터를 사용할 경우에도 간단한 스위치 조작만으로 사용자에게 콘넥터를 연결시켜 줄 수 있고 신호교환도 가능해지게 되어 기기사용 효율을 극대화 할 수가 있다.As such, according to the present invention, when there are more users than the number of users provided by a multi-use computer in which many users share one channel (or port) attached to the computer, data line exchange and signal exchange of the connector are mutually It can be convenient for device use, and even when one user uses multiple computers, it is possible to connect the connector to the user with simple switch operation and signal exchange is possible to maximize the use efficiency of the device. There is a number.
Claims (1)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR2019860010032U KR890006188Y1 (en) | 1986-07-11 | 1986-07-11 | Connector connector for computer |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR2019860010032U KR890006188Y1 (en) | 1986-07-11 | 1986-07-11 | Connector connector for computer |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR880003083U KR880003083U (en) | 1988-04-11 |
| KR890006188Y1 true KR890006188Y1 (en) | 1989-09-18 |
Family
ID=19253627
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR2019860010032U Expired KR890006188Y1 (en) | 1986-07-11 | 1986-07-11 | Connector connector for computer |
Country Status (1)
| Country | Link |
|---|---|
| KR (1) | KR890006188Y1 (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR19990074250A (en) * | 1998-03-09 | 1999-10-05 | 윤종용 | Computer I / O Replicator |
-
1986
- 1986-07-11 KR KR2019860010032U patent/KR890006188Y1/en not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| KR880003083U (en) | 1988-04-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6141719A (en) | USB selector switch | |
| US6324605B1 (en) | Computer and peripheral switch with USB | |
| US5852725A (en) | PCI/ISA bus single board computer card/CPU card and backplane using eisa bus connectors and eisa bus slots | |
| JPH10301898A (en) | Electronic equipment and interface circuits | |
| EP0083625A1 (en) | Apparatus for interconnecting data communication equipment and data terminal equipment | |
| KR890006188Y1 (en) | Connector connector for computer | |
| US5247540A (en) | Reversible data link | |
| KR930010723A (en) | Computer system | |
| CA2133617C (en) | Time multiplexing address and data on an existing pc parallel port | |
| US5274766A (en) | Universal keyboard and keyboard/spatial input device controller | |
| KR200212370Y1 (en) | Multiport mouse connector | |
| KR950003902Y1 (en) | Port interface circuit using in two or more ways | |
| KR920007254B1 (en) | Interface Simplification Circuit of Star Multiprocessor System | |
| KR0114336Y1 (en) | Serial input/output interface circuit | |
| KR100258215B1 (en) | Compatible small computer system interface device for multiple access | |
| JPH0426904Y2 (en) | ||
| JP2525460Y2 (en) | Computer equipment | |
| KR100263978B1 (en) | Built-in multi modem system | |
| KR890005154B1 (en) | Quod-watt chip selecting circuit | |
| Vaidya | Universal RS232C cable | |
| JPH03255515A (en) | Signal converter | |
| KR950014995B1 (en) | Data Buffer Enable Circuit | |
| JPS61199353A (en) | Communication line interface | |
| JPS6320523A (en) | Personal computer and printer connector | |
| KR20010055468A (en) | Interface Select Circuit In SOHO Router |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A201 | Request for examination | ||
| UA0108 | Application for utility model registration |
Comment text: Application for Utility Model Registration Patent event code: UA01011R08D Patent event date: 19860711 |
|
| UA0201 | Request for examination |
Patent event date: 19860711 Patent event code: UA02012R01D Comment text: Request for Examination of Application |
|
| UG1501 | Laying open of application | ||
| E902 | Notification of reason for refusal | ||
| UE0902 | Notice of grounds for rejection |
Comment text: Notification of reason for refusal Patent event code: UE09021S01D Patent event date: 19890504 |
|
| UG1604 | Publication of application |
Patent event code: UG16041S01I Comment text: Decision on Publication of Application Patent event date: 19890818 |
|
| E701 | Decision to grant or registration of patent right | ||
| UE0701 | Decision of registration |
Patent event date: 19891128 Comment text: Decision to Grant Registration Patent event code: UE07011S01D |
|
| REGI | Registration of establishment | ||
| UR0701 | Registration of establishment |
Patent event date: 19900220 Patent event code: UR07011E01D Comment text: Registration of Establishment |
|
| UR1002 | Payment of registration fee |
Start annual number: 1 End annual number: 3 Payment date: 19900220 |
|
| UR1001 | Payment of annual fee |
Payment date: 19920701 Start annual number: 4 End annual number: 4 |
|
| UR1001 | Payment of annual fee |
Payment date: 19930329 Start annual number: 5 End annual number: 5 |
|
| UR1001 | Payment of annual fee |
Payment date: 19940629 Start annual number: 6 End annual number: 6 |
|
| FPAY | Annual fee payment |
Payment date: 19941227 Year of fee payment: 7 |
|
| UR1001 | Payment of annual fee |
Payment date: 19941227 Start annual number: 7 End annual number: 7 |
|
| LAPS | Lapse due to unpaid annual fee | ||
| UC1903 | Unpaid annual fee |
Termination date: 19971210 Termination category: Default of registration fee |