[go: up one dir, main page]

KR880014783A - Code conversion method and control device of exchange with different coding method - Google Patents

Code conversion method and control device of exchange with different coding method Download PDF

Info

Publication number
KR880014783A
KR880014783A KR870005443A KR870005443A KR880014783A KR 880014783 A KR880014783 A KR 880014783A KR 870005443 A KR870005443 A KR 870005443A KR 870005443 A KR870005443 A KR 870005443A KR 880014783 A KR880014783 A KR 880014783A
Authority
KR
South Korea
Prior art keywords
output
code conversion
unit
address
inputting
Prior art date
Application number
KR870005443A
Other languages
Korean (ko)
Other versions
KR900005164B1 (en
Inventor
김승훈
Original Assignee
강진구
삼성반도체통신 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 강진구, 삼성반도체통신 주식회사 filed Critical 강진구
Priority to KR1019870005443A priority Critical patent/KR900005164B1/en
Publication of KR880014783A publication Critical patent/KR880014783A/en
Application granted granted Critical
Publication of KR900005164B1 publication Critical patent/KR900005164B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04M—TELEPHONIC COMMUNICATION
    • H04M7/00—Arrangements for interconnection between switching centres

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
  • Selective Calling Equipment (AREA)

Abstract

내용 없음No content

Description

부호화 방식이 다른 교환기의 코드 변환방식 및 제어장치Code conversion method and control device of exchange with different coding method

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 본 발명의 시스템도, 제2도는 본 발명의 블록도, 제3도는 구체 블록도.1 is a system diagram of the present invention, FIG. 2 is a block diagram of the present invention, and FIG. 3 is a concrete block diagram.

Claims (2)

부호화 방식이 다른 교환기의 코드 변환방식에 있어서, 서로 다른 부호화 방식을 사용하는 제1, 2교환기(1, 3)와, 상기 제1, 2교환기의 출력을 입력하여 코드 변환한 후 출력하는 코드 변환보드(12)를 구비하여 하나의 코드 변환보드(2)로 제1, 2교환기(1, 3)의 출력을 동시에 입력하여 코드 변환한 후 상대 교환기(3, 1)로 출력하게 함을 특징으로 하는 방식.In the code conversion method of an exchange having a different encoding method, the first and second exchangers 1 and 3 using different encoding methods and the code conversion outputted after inputting and transcoding the outputs of the first and second exchangers are provided. The board 12 is provided with a code conversion board 2 to simultaneously input the outputs of the first and second exchangers 1 and 3 so as to perform code conversion and output to the counterpart exchangers 3 and 1. The way. 부호화 방식이 다른 교환기의 코드 변환장치에 있어서, 소정 주파수와 마스테세리트 신호를 입력하여 시스템에 각종 클럭을 공급하고 어드레스 발생용 신호를 분주 출력하는 제어신호 발생부(10)와, 서로 다른 부호화 방식의 직렬 데이터를 동시에 입력하여 병렬 데이터로 변환 출력하는 직병렬 변환부(20)와, 상기 직병렬 변환부(20)의 출력과 제어신호 발생부(10)의 소정 제어신호를 어드레스신호로 입력하여 해당번지에 내장하고 있는 다른 방식의 부로방식으로 변환 출력하는 코드 변환부(30)와, 상기 코드 변환부(30)의 출력을 입력하여 해당 데이터의 패리티신호를 발생하고 출력시 이를 검출하는 패리티 검사부(40)와, 상기 제어신호 발생부(10)의 출력을 입력하여 타이밍 제어용 라이트 및 리드신호를 출력하는 어드레스 발생부(50)와, 상기 어드레스 발생부(50)의 출력을 입력하여 라이트 및 리드 어드레스 신호를 선택 출력하는 어드레스 선택부(60)와, 상기 제어신호 발생부(10)의 라이트 인에이블신호와 어드레스 선택부(60)의 출력에 의해 라이트 및 리드되어 각 소자의 전달 지연시간에 따른 타이밍 조정하여 출력하는 타이밍 조정부(7)와, 상기 패리티 검사부(40)와 타이밍 조정부(70)의 출력을 입력하여 기능장애시 상태 디스플레이 및 경보신호를 출력하는 기능검사부(80)와, 상기 타이밍 조정부(70)의 출력을 입력하여 직렬 데이터로 변환하여 현입력 데이터와 동일한 전프레임의 데이터를 출력하는 출력변환부(90)로 구성됨을 특징으로 하는 회로.In a code conversion device of an exchange having a different encoding method, a control signal generator 10 for inputting a predetermined frequency and a master signal, supplying various clocks to the system, and dividing and outputting an address generation signal, and different encodings A serial-to-parallel converter 20 which simultaneously inputs serial data of a system type and converts it into parallel data, and inputs the output of the serial-to-parallel converter 20 and a predetermined control signal of the control signal generator 10 as an address signal. A code conversion unit 30 for converting and outputting to another method of buoy method embedded in the corresponding address, and the output of the code conversion unit 30 to generate a parity signal of the corresponding data, and to detect it when outputting parity An inspection unit 40 and an address generator 50 for inputting the output of the control signal generator 10 to output the timing control write and read signals; An address selector 60 for inputting the output of the unit 50 to selectively output write and read address signals, and an output of the write enable signal and the address selector 60 of the control signal generator 10. The timing adjusting unit 7 writes and reads and adjusts the timing according to the propagation delay time of each device, and outputs the parity check unit 40 and the timing adjusting unit 70 to display a status display and an alarm signal in case of malfunction. A circuit comprising: a function checking unit (80) for outputting and an output converting unit (90) for inputting the output of the timing adjusting unit (70) to convert it into serial data and outputting data of the same frame as the current input data. . ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019870005443A 1987-05-30 1987-05-30 Code-conversion method of different coded exchanges KR900005164B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019870005443A KR900005164B1 (en) 1987-05-30 1987-05-30 Code-conversion method of different coded exchanges

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019870005443A KR900005164B1 (en) 1987-05-30 1987-05-30 Code-conversion method of different coded exchanges

Publications (2)

Publication Number Publication Date
KR880014783A true KR880014783A (en) 1988-12-24
KR900005164B1 KR900005164B1 (en) 1990-07-20

Family

ID=19261793

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019870005443A KR900005164B1 (en) 1987-05-30 1987-05-30 Code-conversion method of different coded exchanges

Country Status (1)

Country Link
KR (1) KR900005164B1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101268306B1 (en) * 2011-12-30 2013-06-04 한국항공우주연구원 Synchronous data acquisition method for mil-std-1553b data and a modular telemetry system using the same

Also Published As

Publication number Publication date
KR900005164B1 (en) 1990-07-20

Similar Documents

Publication Publication Date Title
KR970003207A (en) Clock generator of semiconductor memory device
KR860009340A (en) Memory capacity expansion circuit
KR880014783A (en) Code conversion method and control device of exchange with different coding method
KR860000564A (en) Testable System
KR970067382A (en) Method and apparatus for parity check logic circuit in dynamic random access memory
KR960032930A (en) Data transfer circuit
KR970071490A (en) Digital Signal Processor Chip Inspection System for CD-ROM Drives
SU943733A1 (en) Device for digital block checking
KR900001184A (en) Digital Beep Generator and Method
SU1476469A1 (en) Modulo 3 residue code check unit
SU1767701A1 (en) Decoder
SU1545327A1 (en) Device for forming binary flat permanent weight code
KR950023185A (en) Time Division Switch Demultiplexing Circuit Pack
KR970002605A (en) Apparatus and method for selecting the best clock according to the clock priority alarm
KR940008321A (en) Communication path selection circuit between master and slave systems with redundancy
JPH02224539A (en) Alarm signal generating system
KR940027299A (en) Modular Clock Signal Generation Circuit
KR910009095A (en) Signal Pipelining in Synchronous Vector Processors
KR890009125A (en) Data Compression Device in Communication System
KR960042399A (en) High Speed Asynchronous Serial Communication Interface Device for Information Storage
KR940002700A (en) Board selection signal verification circuit on the control board
KR910005618A (en) Data link interface unit
KR900003737A (en) Signal Sequence Arrangement and Circuit with Extensibility
KR960036856A (en) Bus fault check circuit of digital signal processor board
KR930024337A (en) Frame Synchronization Detection Method and Circuit for Demultiplexing Data Transmission System

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19870530

PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 19870530

Comment text: Request for Examination of Application

N231 Notification of change of applicant
PN2301 Change of applicant

Patent event date: 19881128

Comment text: Notification of Change of Applicant

Patent event code: PN23011R01D

PG1501 Laying open of application
E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 19900326

Patent event code: PE09021S01D

G160 Decision to publish patent application
PG1605 Publication of application before grant of patent

Comment text: Decision on Publication of Application

Patent event code: PG16051S01I

Patent event date: 19900619

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 19900928

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 19901013

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 19901013

End annual number: 3

Start annual number: 1

PR1001 Payment of annual fee

Payment date: 19930330

Start annual number: 4

End annual number: 4

PR1001 Payment of annual fee

Payment date: 19940620

Start annual number: 5

End annual number: 5

PR1001 Payment of annual fee

Payment date: 19950609

Start annual number: 6

End annual number: 6

PR1001 Payment of annual fee

Payment date: 19960627

Start annual number: 7

End annual number: 7

PR1001 Payment of annual fee

Payment date: 19970617

Start annual number: 8

End annual number: 8

PR1001 Payment of annual fee

Payment date: 19980616

Start annual number: 9

End annual number: 9

PR1001 Payment of annual fee

Payment date: 19990625

Start annual number: 10

End annual number: 10

PR1001 Payment of annual fee

Payment date: 20000628

Start annual number: 11

End annual number: 11

PR1001 Payment of annual fee

Payment date: 20010625

Start annual number: 12

End annual number: 12

PR1001 Payment of annual fee

Payment date: 20020624

Start annual number: 13

End annual number: 13

PR1001 Payment of annual fee

Payment date: 20030623

Start annual number: 14

End annual number: 14

PR1001 Payment of annual fee

Payment date: 20040623

Start annual number: 15

End annual number: 15

PR1001 Payment of annual fee

Payment date: 20050621

Start annual number: 16

End annual number: 16

FPAY Annual fee payment

Payment date: 20060616

Year of fee payment: 17

PR1001 Payment of annual fee

Payment date: 20060616

Start annual number: 17

End annual number: 17

EXPY Expiration of term
PC1801 Expiration of term

Termination date: 20080209

Termination category: Expiration of duration