[go: up one dir, main page]

KR870000468Y1 - An elevator - Google Patents

An elevator Download PDF

Info

Publication number
KR870000468Y1
KR870000468Y1 KR2019840013375U KR840013375U KR870000468Y1 KR 870000468 Y1 KR870000468 Y1 KR 870000468Y1 KR 2019840013375 U KR2019840013375 U KR 2019840013375U KR 840013375 U KR840013375 U KR 840013375U KR 870000468 Y1 KR870000468 Y1 KR 870000468Y1
Authority
KR
South Korea
Prior art keywords
input terminal
timer
output
terminal
terminals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
KR2019840013375U
Other languages
Korean (ko)
Other versions
KR860007797U (en
Inventor
서종호
Original Assignee
주식회사금성사
허신구
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 주식회사금성사, 허신구 filed Critical 주식회사금성사
Priority to KR2019840013375U priority Critical patent/KR870000468Y1/en
Publication of KR860007797U publication Critical patent/KR860007797U/en
Application granted granted Critical
Publication of KR870000468Y1 publication Critical patent/KR870000468Y1/en
Expired legal-status Critical Current

Links

Classifications

    • BPERFORMING OPERATIONS; TRANSPORTING
    • B66HOISTING; LIFTING; HAULING
    • B66BELEVATORS; ESCALATORS OR MOVING WALKWAYS
    • B66B1/00Control systems of elevators in general
    • B66B1/02Control systems without regulation, i.e. without retroactive action
    • B66B1/06Control systems without regulation, i.e. without retroactive action electric

Landscapes

  • Engineering & Computer Science (AREA)
  • Automation & Control Theory (AREA)
  • Elevator Control (AREA)

Abstract

내용 없음.No content.

Description

엘리베이터 제어반의 단일 펄스 발생회로Single Pulse Generation Circuit of Elevator Control Panel

제1도는 종래의 회로도.1 is a conventional circuit diagram.

제2도는 종래의 입출력 파형도.2 is a conventional input and output waveform diagram.

제3도는 본 고안의 회로도.3 is a circuit diagram of the present invention.

제4도는 본 고안의 입출력 파형도.4 is an input / output waveform diagram of the present invention.

제5도는 본 고안에서 노이즈 입력시에 나타나는 출력 파형도.5 is an output waveform diagram showing noise input in the present invention.

* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings

100 : 타이머 IC R1-R3: 저항100: timer IC R 1 -R 3 : resistance

C2-C5: 콘덴서 I1: 인버터C 2 -C 5 : Capacitor I 1 : Inverter

본 고안은 엘리베이터 제어반내에 제공되는 접점입력을 단시간 펄스로 만들어 공급코자 하는 단일펄스 발생회로에 관한 것이다.The present invention relates to a single pulse generating circuit for supplying a contact input provided in an elevator control panel into a short time pulse.

종래의 펄스 발생회로에 있어서는 제 1 도에 도시한 바와 같이 펄스발생 IC(10)의 입력단자(IN)에, 모우터 구동용 콘넥터 및 스위치에 의한 접점 입력을 인가시켜 그의 출력단자(OUT)에서 단일펄스를 얻어 승강기 제어반에 공급하도록 구성되어져 있으나, 이는 제 2 도에 나타낸 바와 같이 입력신호에 노이즈가 포함되면 그의 출력단자(OUT)에는 다수개의 펄스가 나타나게 되어 엘리베이터의 오동작을 초래하는 문제점이 있었다.In the conventional pulse generating circuit, as shown in FIG. 1, a contact input by a motor driving connector and a switch is applied to the input terminal IN of the pulse generating IC 10, and at its output terminal OUT. It is configured to obtain a single pulse and supply it to the elevator control panel. However, as shown in FIG. 2, when noise is included in the input signal, a number of pulses appear at the output terminal OUT thereof, which causes a malfunction of the elevator. .

본 고안은 이러한 점을 감안하여 안정된 엘리베이터 제어 동작을 수행하기 위하여 안출한 것으로, 이를 첨부 도면에 의하여 상세히 설명하면 다음과 같다.The present invention has been devised to perform a stable elevator control operation in view of this point, it will be described in detail by the accompanying drawings as follows.

제 3 도에서와 같이 타이머 IC(100)의 콘트롤단자(CNTL1, CNTL2)에는 각각 전원노이즈 제거용 바이패스 콘덴서(C4, C5)를 연결하고,As shown in FIG. 3, bypass capacitors C 4 and C 5 for removing power supply noise are respectively connected to the control terminals CNTL 1 and CNTL 2 of the timer IC 100.

그의 디스에이블 단자(DIS1, DIS2)는 각각 드레쉬 홀드 단자(THR1, THR2), 저항(R2,R3) 및 콘덴서(C2,C3)를 연결하고,The disable terminals DIS 1 and DIS 2 connect the threshold hold terminals THR 1 and THR 2 , the resistors R 2 and R 3 , and the capacitors C 2 and C 3 , respectively.

상기 타이머 IC(100)의 출력단자(Q1)는 인버터(I1)를 통하여 그의 트리거 입력단자(TR2)에 연결하고,The output terminal Q 1 of the timer IC 100 is connected to its trigger input terminal TR 2 through an inverter I 1 ,

그의 트리거 입력단자(TR1)는 저항(R1)과 신호입력단자(A)에 연결하여 구성한다.The trigger input terminal TR 1 is connected to the resistor R 1 and the signal input terminal A.

미설명 부호 Q2는 출력단자이고, Vcc는 직류전원 단자이다.And reference numeral Q 2 is an output terminal, Vcc is a DC power supply terminal.

이와 같이 구성된 본 고안의 작용효과를 설명하면 다음과 같다.Referring to the effect of the present invention configured as described above are as follows.

제 3 도에서 초기에 신호입력단자(A)에 시간(to)에서 저전위 신호가 입력되면 타이머 IC(100)의 트리거 입력단자(TR1)에는 저전위가 인가되어 상기한 타이머 (100)를 트리거 시킴과 동시에, 저항(R2) 및 콘덴서(C2)에 의한 시정수동안 충전을 시작하여 상기 콘덴서(C2)가 충전되는 시간(to-t2)동안에는 그의 출력단다(Q1)에 고전위가 출력되며, 이 고전위 출력신호는 인버터(I1)를 통하여 트리거 입력단자(TR2)에 저전위로 변환되어 인가되므로 타이머 IC(100)는 트리거 되어 저항(R3), 콘덴서(C3)에 의한 시정수로서 그의 출력단자(Q2)에는 제 4 도에 도시한 바와 같이 시간(to-t1)동안 단일펄스가 출력되어 엘리베이터 제어반(도시 생략 함)에 가해지게 된다.In FIG. 3, when the low potential signal is initially input to the signal input terminal A at a time to, a low potential is applied to the trigger input terminal TR 1 of the timer IC 100 to supply the above timer 100. At the same time as triggering, charging starts during the time constant by the resistor R 2 and the capacitor C 2 and at its output stage Q 1 during the time to-t 2 during which the capacitor C 2 is charged. The high potential is output, and the high potential output signal is converted to the low potential and applied to the trigger input terminal TR 2 through the inverter I 1 , so that the timer IC 100 is triggered to generate a resistor R 3 and a capacitor C. As a time constant by 3 ), a single pulse is output to the output terminal Q 2 for a time to-t 1 as shown in FIG. 4 and applied to an elevator control panel (not shown).

한편, 제 3 도의 신호 입력단자(A)로 부터 인가되는 저전위 신호에 제 5 도 에 도시한 바와 같이 노이즈성분이 포함되어 있다 하더라도, 최초의 저전위가 인가되는 시간(to)에서 타이머(IC(100)는 트리거 상태가 되므로, 저항(R2), 및 콘덴서(C2)에 의한 충전 시정수시간(to-tx)동안은 타이머 IC(100)가 재트리거 되지 못하며, 또한 그의 출력단자(Q1)의 펄스 출력시간(to-tx)은 출력단자(Q2)의 펄스 출력시간(to-t1)보다 상당히 크게 설정되어 있으므로 타이머 IC(100)는 입력신호의 노이즈(Noise)유무에 관계없이 항상 일정하고도 정확한 단일 펄스를 출력하여 엘리베이터의 제어반에 공급하게 된다.On the other hand, even if the low-potential signal applied from the signal input terminal A of FIG. 3 includes the noise component as shown in FIG. 5, the timer IC at the time to which the first low potential is applied is to. Since 100 is in a triggered state, the timer IC 100 is not retriggered during the charge time constant time (to-tx) by the resistor R 2 and the capacitor C 2 , and the output terminal ( pulse output time (to-tx) of Q 1) is an output terminal (the timer IC (100) is the input signal noise (noise) or without it Q 2) of the pulse output time (to-t 1) than is set considerably larger Regardless, it always outputs a constant and accurate single pulse to the elevator control panel.

이와 같이 동작하는 본 고안은, 모우터 구동용 콘넥터 등의 온, 오프제어에 따른 노이즈의 영향을 전혀 받지않고, 항상 안정되고 일정한 단일 펄스를 엘리베이터의 제어반에 공급할 수가 있어, 엘리베이터에 있어서 운행상의 오동작을 방지하여 안전운행에 일익을 제공할 수 있는 유익한 고안인 것이다.The present invention operating as described above can always supply a stable and constant single pulse to the control panel of the elevator without being affected by the noise caused by the on / off control of the motor drive connector. It is a profitable design that can provide a benefit to safe operation by preventing accidents.

Claims (1)

타이머 IC(100)의 트리거 입력단자(TR1)에는 저항(R1)과 신호 입력단자(A)에 연결하고, 그의 디스에이블 단자(DIS1, DIS2)에는 각각 드레쉬 홀드단자(THR1, THR2), 저항 (R2,R3) 및 콘덴서(C2,C3) 를 연결하고, 그의 콘트롤 단자(CNTL1, CNTL2)에는 콘덴서(C4,C5)를 연결하며, 출력단자(Q1)는 인버터(I1)를 통하여 트리거 입력단자(TR2)에 연결하여서 구성된 엘리베이터 제어반의 단일펄스 발생회로.The trigger input terminal TR 1 of the timer IC 100 is connected to the resistor R 1 and the signal input terminal A, and the disable hold terminals THR 1 are connected to the disable terminals DIS 1 and DIS 2 , respectively. , THR 2 ), resistors (R 2 , R 3 ) and capacitors (C 2 , C 3 ), and the control terminals (CNTL 1 , CNTL 2 ) to the capacitors (C 4 , C 5 ) Terminal (Q 1 ) is a single pulse generation circuit of the elevator control panel configured by connecting to the trigger input terminal (TR 2 ) through the inverter (I 1 ).
KR2019840013375U 1984-12-17 1984-12-17 An elevator Expired KR870000468Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019840013375U KR870000468Y1 (en) 1984-12-17 1984-12-17 An elevator

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019840013375U KR870000468Y1 (en) 1984-12-17 1984-12-17 An elevator

Publications (2)

Publication Number Publication Date
KR860007797U KR860007797U (en) 1986-07-16
KR870000468Y1 true KR870000468Y1 (en) 1987-02-16

Family

ID=70163121

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019840013375U Expired KR870000468Y1 (en) 1984-12-17 1984-12-17 An elevator

Country Status (1)

Country Link
KR (1) KR870000468Y1 (en)

Also Published As

Publication number Publication date
KR860007797U (en) 1986-07-16

Similar Documents

Publication Publication Date Title
KR870000468Y1 (en) An elevator
KR890003753Y1 (en) Automatic reset circuit in case of malfunction of microcomputer
SU1762387A1 (en) Pulse generator
GB934306A (en) Tunnel diode logic circuit
SU1265980A1 (en) Device for eliminating effects of contact chattering
SU1647833A1 (en) Dc motor speed regulator
KR890004800Y1 (en) Micom's malfunction prevention circuit
KR930000989Y1 (en) Reset device for microcomputer
US4303838A (en) Master-slave flip-flop circuits
SU1195424A2 (en) One-shot multivibrator
SU1764150A1 (en) Triangular shaped voltage generator
SU1198501A1 (en) D.c.voltage stabilizer with overload protection
SU1091345A1 (en) Device for setting flip-flop in initial state
SU1381691A1 (en) Multivibrator
SU744772A1 (en) Device for output cascade of pulsed quick-action protection system
SU1045355A1 (en) Pulse generator
SU1504648A1 (en) Stabilized voltage converter
KR860003525Y1 (en) Microcomputer reset circuit
SU1252926A1 (en) Pulse duration conditioner
SU1339520A1 (en) D.c.voltage pulse stabilizer
KR900009467Y1 (en) Reset circuit
SU762150A1 (en) Pulse shaper
SU725230A1 (en) Switch
SU1335919A1 (en) Device for checking current consumed by cmos-integrated circuit
SU1552357A1 (en) Monostable multivibrator

Legal Events

Date Code Title Description
A201 Request for examination
UA0108 Application for utility model registration

Comment text: Application for Utility Model Registration

Patent event code: UA01011R08D

Patent event date: 19841217

UA0201 Request for examination

Patent event date: 19841217

Patent event code: UA02012R01D

Comment text: Request for Examination of Application

UG1501 Laying open of application
UG1604 Publication of application

Patent event code: UG16041S01I

Comment text: Decision on Publication of Application

Patent event date: 19870112

E701 Decision to grant or registration of patent right
UE0701 Decision of registration

Patent event date: 19870504

Comment text: Decision to Grant Registration

Patent event code: UE07011S01D

REGI Registration of establishment
UR0701 Registration of establishment

Patent event date: 19870515

Patent event code: UR07011E01D

Comment text: Registration of Establishment

UR1002 Payment of registration fee

Start annual number: 1

End annual number: 3

Payment date: 19870515

UR1001 Payment of annual fee

Payment date: 19891205

Start annual number: 4

End annual number: 4

UR1001 Payment of annual fee

Payment date: 19910204

Start annual number: 5

End annual number: 5

UR1001 Payment of annual fee

Payment date: 19911205

Start annual number: 6

End annual number: 6

UR1001 Payment of annual fee

Payment date: 19921204

Start annual number: 7

End annual number: 7

UR1001 Payment of annual fee

Payment date: 19931224

Start annual number: 8

End annual number: 8

UR1001 Payment of annual fee

Payment date: 19941228

Start annual number: 9

End annual number: 9

UR1001 Payment of annual fee

Payment date: 19951228

Start annual number: 10

End annual number: 10

UR1001 Payment of annual fee

Payment date: 19961226

Start annual number: 11

End annual number: 11

UR1001 Payment of annual fee

Payment date: 19971227

Start annual number: 12

End annual number: 12

FPAY Annual fee payment

Payment date: 19981228

Year of fee payment: 13

UR1001 Payment of annual fee

Payment date: 19981228

Start annual number: 13

End annual number: 13

EXPY Expiration of term
UC1801 Expiration of term