KR200141125Y1 - 리드프레임의 구조 - Google Patents
리드프레임의 구조 Download PDFInfo
- Publication number
- KR200141125Y1 KR200141125Y1 KR2019950038948U KR19950038948U KR200141125Y1 KR 200141125 Y1 KR200141125 Y1 KR 200141125Y1 KR 2019950038948 U KR2019950038948 U KR 2019950038948U KR 19950038948 U KR19950038948 U KR 19950038948U KR 200141125 Y1 KR200141125 Y1 KR 200141125Y1
- Authority
- KR
- South Korea
- Prior art keywords
- lead frame
- paddle
- lead
- inner lead
- alloy
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000000463 material Substances 0.000 claims abstract description 13
- 239000003822 epoxy resin Substances 0.000 claims abstract description 9
- 229920000647 polyepoxide Polymers 0.000 claims abstract description 9
- 238000000465 moulding Methods 0.000 description 10
- 238000000034 method Methods 0.000 description 9
- 238000009966 trimming Methods 0.000 description 5
- 150000001875 compounds Chemical class 0.000 description 4
- 239000004065 semiconductor Substances 0.000 description 3
- 238000012360 testing method Methods 0.000 description 3
- 238000005336 cracking Methods 0.000 description 2
- 230000007547 defect Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000005476 soldering Methods 0.000 description 2
- 239000004593 Epoxy Substances 0.000 description 1
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- 238000005520 cutting process Methods 0.000 description 1
- 230000000593 degrading effect Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 230000035939 shock Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49579—Lead-frames or other flat leads characterised by the materials of the lead frames or layers thereon
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Lead Frames For Integrated Circuits (AREA)
Abstract
Description
Claims (1)
- 카파재질로 된 인너리드의 내측 끝단에, 열을 가할 경우 경화되는 에폭시수지를 도포하여, 상기 인너리드의 내측 끝단을 알로이-42로 이루어지며 면상에 다수개의 통공이 형성된 패들의 가장자리에 위치하도록 정렬시킨 다음, 상기 에폭시수지에 열을 가해 압착시키므로써 상기 인너리드의 내측 끝단이 패들 가장자리에 본딩되도록 한 것을 특징으로 하는 리드프레임의 구조.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019950038948U KR200141125Y1 (ko) | 1995-12-07 | 1995-12-07 | 리드프레임의 구조 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019950038948U KR200141125Y1 (ko) | 1995-12-07 | 1995-12-07 | 리드프레임의 구조 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR970046984U KR970046984U (ko) | 1997-07-31 |
KR200141125Y1 true KR200141125Y1 (ko) | 1999-03-20 |
Family
ID=19432491
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR2019950038948U Expired - Lifetime KR200141125Y1 (ko) | 1995-12-07 | 1995-12-07 | 리드프레임의 구조 |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR200141125Y1 (ko) |
-
1995
- 1995-12-07 KR KR2019950038948U patent/KR200141125Y1/ko not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
KR970046984U (ko) | 1997-07-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6946722B2 (en) | Multi-part lead frame with dissimilar materials | |
KR100235308B1 (ko) | 2중 굴곡된 타이바와 소형 다이패드를 갖는 반도체 칩 패키지 | |
US5545922A (en) | Dual sided integrated circuit chip package with offset wire bonds and support block cavities | |
US6157074A (en) | Lead frame adapted for variable sized devices, semiconductor package with such lead frame and method for using same | |
KR100242393B1 (ko) | 반도체 패키지 및 제조방법 | |
KR0148080B1 (ko) | 반도체 리드프레임 제조방법 및 그를 이용한 반도체 칩 패키지 제조방법 | |
US20080157297A1 (en) | Stress-Resistant Leadframe and Method | |
KR200141125Y1 (ko) | 리드프레임의 구조 | |
JPH11307713A (ja) | 半導体装置用リードフレーム | |
JP2976199B2 (ja) | ダイパッドを有する半導体パッケージ用リードフレーム | |
KR100304922B1 (ko) | 리드프레임및이를이용한반도체패키지 | |
KR0148883B1 (ko) | 이중 와이어 본딩을 이용한 반도체 패키지 | |
JPS63107152A (ja) | 樹脂封止型電子部品 | |
KR100321149B1 (ko) | 칩사이즈 패키지 | |
KR0152902B1 (ko) | 버텀리드형 반도체 패키지의 구조 및 그 제조방법 | |
KR100244254B1 (ko) | 리드 프레임 및 이를 이용한 반도체 패키지 | |
KR100218291B1 (ko) | 세라믹 패들을 이용한 반도체 패키지 및 그 제작방법 | |
KR970004618Y1 (ko) | 패드가 없는 반도체 패키지 | |
KR200148118Y1 (ko) | 적층형 반도체 패키지 | |
KR100290783B1 (ko) | 반도체 패키지 | |
KR200147420Y1 (ko) | 멀티 칩 모듈 반도체 장치 | |
KR970008530A (ko) | 표면 실장용 리드프레임 및 그를 이용한 반도체 패키지와 그 제조방법 | |
KR19990069838A (ko) | 반도체 패키지 | |
US20020070436A1 (en) | Die pad for integrated circuits | |
KR950030209A (ko) | 버퍼칩을 이용한 반도체 장치 및 그 제조방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
UA0108 | Application for utility model registration |
Comment text: Application for Utility Model Registration Patent event code: UA01011R08D Patent event date: 19951207 |
|
UA0201 | Request for examination |
Patent event date: 19951207 Patent event code: UA02012R01D Comment text: Request for Examination of Application |
|
UG1501 | Laying open of application | ||
E902 | Notification of reason for refusal | ||
UE0902 | Notice of grounds for rejection |
Comment text: Notification of reason for refusal Patent event code: UE09021S01D Patent event date: 19980831 |
|
E701 | Decision to grant or registration of patent right | ||
UE0701 | Decision of registration |
Patent event date: 19981130 Comment text: Decision to Grant Registration Patent event code: UE07011S01D |
|
REGI | Registration of establishment | ||
UR0701 | Registration of establishment |
Patent event date: 19981229 Patent event code: UR07011E01D Comment text: Registration of Establishment |
|
UR1002 | Payment of registration fee |
Start annual number: 1 End annual number: 3 Payment date: 19981229 |
|
UG1601 | Publication of registration | ||
UR1001 | Payment of annual fee |
Payment date: 20011115 Start annual number: 4 End annual number: 4 |
|
UR1001 | Payment of annual fee |
Payment date: 20021120 Start annual number: 5 End annual number: 5 |
|
UR1001 | Payment of annual fee |
Payment date: 20031119 Start annual number: 6 End annual number: 6 |
|
FPAY | Annual fee payment |
Payment date: 20041119 Year of fee payment: 7 |
|
UR1001 | Payment of annual fee |
Payment date: 20041119 Start annual number: 7 End annual number: 7 |
|
LAPS | Lapse due to unpaid annual fee |