[go: up one dir, main page]

KR102541854B1 - 양측들에서 냉각되는 회로 - Google Patents

양측들에서 냉각되는 회로 Download PDF

Info

Publication number
KR102541854B1
KR102541854B1 KR1020187012687A KR20187012687A KR102541854B1 KR 102541854 B1 KR102541854 B1 KR 102541854B1 KR 1020187012687 A KR1020187012687 A KR 1020187012687A KR 20187012687 A KR20187012687 A KR 20187012687A KR 102541854 B1 KR102541854 B1 KR 102541854B1
Authority
KR
South Korea
Prior art keywords
ceramic
circuit
substrate
metallization
component
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
KR1020187012687A
Other languages
English (en)
Other versions
KR20180066133A (ko
Inventor
롤란드 딜슈
하랄트 크레스
Original Assignee
세람테크 게엠베하
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 세람테크 게엠베하 filed Critical 세람테크 게엠베하
Publication of KR20180066133A publication Critical patent/KR20180066133A/ko
Application granted granted Critical
Publication of KR102541854B1 publication Critical patent/KR102541854B1/ko
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3735—Laminates or multilayers, e.g. direct bond copper ceramic substrates
    • C—CHEMISTRY; METALLURGY
    • C04—CEMENTS; CONCRETE; ARTIFICIAL STONE; CERAMICS; REFRACTORIES
    • C04B—LIME, MAGNESIA; SLAG; CEMENTS; COMPOSITIONS THEREOF, e.g. MORTARS, CONCRETE OR LIKE BUILDING MATERIALS; ARTIFICIAL STONE; CERAMICS; REFRACTORIES; TREATMENT OF NATURAL STONE
    • C04B37/00—Joining burned ceramic articles with other burned ceramic articles or other articles by heating
    • C04B37/02—Joining burned ceramic articles with other burned ceramic articles or other articles by heating with metallic articles
    • C04B37/021—Joining burned ceramic articles with other burned ceramic articles or other articles by heating with metallic articles in a direct manner, e.g. direct copper bonding [DCB]
    • C—CHEMISTRY; METALLURGY
    • C04—CEMENTS; CONCRETE; ARTIFICIAL STONE; CERAMICS; REFRACTORIES
    • C04B—LIME, MAGNESIA; SLAG; CEMENTS; COMPOSITIONS THEREOF, e.g. MORTARS, CONCRETE OR LIKE BUILDING MATERIALS; ARTIFICIAL STONE; CERAMICS; REFRACTORIES; TREATMENT OF NATURAL STONE
    • C04B37/00—Joining burned ceramic articles with other burned ceramic articles or other articles by heating
    • C04B37/02—Joining burned ceramic articles with other burned ceramic articles or other articles by heating with metallic articles
    • C04B37/023—Joining burned ceramic articles with other burned ceramic articles or other articles by heating with metallic articles characterised by the interlayer used
    • C04B37/026—Joining burned ceramic articles with other burned ceramic articles or other articles by heating with metallic articles characterised by the interlayer used consisting of metals or metal salts
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/46—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements involving the transfer of heat by flowing fluids
    • H01L23/467—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements involving the transfer of heat by flowing fluids by flowing gases, e.g. air
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/46—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements involving the transfer of heat by flowing fluids
    • H01L23/473—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements involving the transfer of heat by flowing fluids by flowing liquids
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49833—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers the chip support structure consisting of a plurality of insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49838—Geometry or layout
    • H01L23/49844—Geometry or layout for individual devices of subclass H10D
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of semiconductor or other solid state devices
    • H01L25/03—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/07—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group subclass H10D
    • C—CHEMISTRY; METALLURGY
    • C04—CEMENTS; CONCRETE; ARTIFICIAL STONE; CERAMICS; REFRACTORIES
    • C04B—LIME, MAGNESIA; SLAG; CEMENTS; COMPOSITIONS THEREOF, e.g. MORTARS, CONCRETE OR LIKE BUILDING MATERIALS; ARTIFICIAL STONE; CERAMICS; REFRACTORIES; TREATMENT OF NATURAL STONE
    • C04B2237/00—Aspects relating to ceramic laminates or to joining of ceramic articles with other articles by heating
    • C04B2237/02—Aspects relating to interlayers, e.g. used to join ceramic articles with other articles by heating
    • C04B2237/12—Metallic interlayers
    • C04B2237/124—Metallic interlayers based on copper
    • C—CHEMISTRY; METALLURGY
    • C04—CEMENTS; CONCRETE; ARTIFICIAL STONE; CERAMICS; REFRACTORIES
    • C04B—LIME, MAGNESIA; SLAG; CEMENTS; COMPOSITIONS THEREOF, e.g. MORTARS, CONCRETE OR LIKE BUILDING MATERIALS; ARTIFICIAL STONE; CERAMICS; REFRACTORIES; TREATMENT OF NATURAL STONE
    • C04B2237/00—Aspects relating to ceramic laminates or to joining of ceramic articles with other articles by heating
    • C04B2237/02—Aspects relating to interlayers, e.g. used to join ceramic articles with other articles by heating
    • C04B2237/12—Metallic interlayers
    • C04B2237/125—Metallic interlayers based on noble metals, e.g. silver
    • C—CHEMISTRY; METALLURGY
    • C04—CEMENTS; CONCRETE; ARTIFICIAL STONE; CERAMICS; REFRACTORIES
    • C04B—LIME, MAGNESIA; SLAG; CEMENTS; COMPOSITIONS THEREOF, e.g. MORTARS, CONCRETE OR LIKE BUILDING MATERIALS; ARTIFICIAL STONE; CERAMICS; REFRACTORIES; TREATMENT OF NATURAL STONE
    • C04B2237/00—Aspects relating to ceramic laminates or to joining of ceramic articles with other articles by heating
    • C04B2237/30—Composition of layers of ceramic laminates or of ceramic or metallic articles to be joined by heating, e.g. Si substrates
    • C—CHEMISTRY; METALLURGY
    • C04—CEMENTS; CONCRETE; ARTIFICIAL STONE; CERAMICS; REFRACTORIES
    • C04B—LIME, MAGNESIA; SLAG; CEMENTS; COMPOSITIONS THEREOF, e.g. MORTARS, CONCRETE OR LIKE BUILDING MATERIALS; ARTIFICIAL STONE; CERAMICS; REFRACTORIES; TREATMENT OF NATURAL STONE
    • C04B2237/00—Aspects relating to ceramic laminates or to joining of ceramic articles with other articles by heating
    • C04B2237/30—Composition of layers of ceramic laminates or of ceramic or metallic articles to be joined by heating, e.g. Si substrates
    • C04B2237/32—Ceramic
    • C04B2237/36—Non-oxidic
    • C04B2237/366—Aluminium nitride
    • C—CHEMISTRY; METALLURGY
    • C04—CEMENTS; CONCRETE; ARTIFICIAL STONE; CERAMICS; REFRACTORIES
    • C04B—LIME, MAGNESIA; SLAG; CEMENTS; COMPOSITIONS THEREOF, e.g. MORTARS, CONCRETE OR LIKE BUILDING MATERIALS; ARTIFICIAL STONE; CERAMICS; REFRACTORIES; TREATMENT OF NATURAL STONE
    • C04B2237/00—Aspects relating to ceramic laminates or to joining of ceramic articles with other articles by heating
    • C04B2237/50—Processing aspects relating to ceramic laminates or to the joining of ceramic articles with other articles by heating
    • C04B2237/64—Forming laminates or joined articles comprising grooves or cuts
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29199—Material of the matrix
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29339—Silver [Ag] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/32238—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the layer connector connecting to a bonding area protruding from the surface of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • H01L2224/331—Disposition
    • H01L2224/3318—Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/33181—On opposite sides of the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73215—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/83399—Material
    • H01L2224/834—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/83438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/83447—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/8384—Sintering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/367—Cooling facilitated by shape of device
    • H01L23/3677—Wire-like or pin-like cooling fins or heat sinks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Chemical & Material Sciences (AREA)
  • Ceramic Engineering (AREA)
  • Materials Engineering (AREA)
  • Structural Engineering (AREA)
  • Organic Chemistry (AREA)
  • Geometry (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
  • Ceramic Products (AREA)

Abstract

본 발명은 상부측(1b) 및 하부측(1a)을 갖는 제1 세라믹 기판(1)을 포함하는 컴포넌트(9)에 관한 것이며, 금속화부(2)가 상부측(1b) 상에 적용되고, Si 회로(4)의 하부측이 연결 수단(3)을 통해 금속화부 상에 장착된다. Si 회로(4)가 높은 열 전도성 및 동시에 높은 전기 전도성을 갖는 엘리먼트들에 의해 양측에서 냉각되도록 하기 위해, 그리고 어셈블리의 효율이 증가되도록 하기 위해, 본 발명에 따라, 연결 수단(5)이 Si 회로(4)의 상부측(1b) 상에 적용되고, 세라믹 평면 기판(6)의 하부측이 연결 수단 상에 부착되고, 제2 세라믹 기판(8)은 금속화부(7)를 통해 평면 기판(6) 상에 배열되고, 세라믹 평면 기판(8)은 냉각 수단을 운반하기 위한 금속으로 채워진 열 전기 비아들(11) 및/또는 냉각 덕트들을 포함한다.

Description

양측들에서 냉각되는 회로
본 발명은 상부측 및 하부측을 갖는 제1 세라믹 기판으로 구성되는 컴포넌트에 관한 것이며, 금속화부(metallization)가 상부측에 적용되고, 전자 모듈의 하부측이 연결 수단을 통해 금속화부 상에 장착된다.
Al2O3 또는 AlN의 세라믹 기판들에는 적어도 한 측의 금속화부(DCB-Cu, 두꺼운 막 Cu, Ag, W-Ni-Au)가 붙어 있고(carry), 차례로, Si 회로가 압력, 땜납(solder), 소결된 은(sintered silver), 은 접착제(silver glue) 등에 의해 금속화부 상에 고정되는 구성들이 알려져 있다.
기판의 제2 측 상에서, 예컨대, 알루미늄 등으로 제조된 히트 싱크가 접착되거나 납땜되는 추가의 금속화부 표면들이 존재할 수 있다. 따라서, Si 회로들은 전기 절연 히트 싱크와 최대로(at most) 한 측에서 연결된다. Si 회로의 상부 자유 측은, 최대로, 가스 냉각된다. 'Si 회로'는 또한, 일반적으로, 칩 또는 트랜지스터를 의미한다.
본 발명의 목적은, Si 회로가 양측들, 즉, 자신의 하부측 및 자신의 상부측 둘 모두에서 냉각되는 방식으로, 제1항의 전제부에 따른 컴포넌트를 개선하는 것이다. 더 높은 열 전도성 및 또한 더 높은 전기 전도성을 갖는 엘리먼트들에 의한 양측들 상에서의 Si 회로의 냉각은 어셈블리의 효율을 증가시키도록 의도된다.
본 발명에 따라, 이러한 목적은 제1항의 특징들을 갖는 컴포넌트에 의해 달성된다.
연결 수단이 Si 회로의 상부측 상에 적용되고, 평면 기판의 하부측이 Si 회로의 상부측 상에 적용되고, 제2 세라믹 기판이 금속화부를 통해 평면 기판 상에 배열되고, 세라믹 평면 기판이 금속으로 채워진 열-전기 스루-연결부들(thermo-electric through-connections)(비아들) 및/또는 냉각 수단을 운반하기 위한 냉각 덕트들(cooling ducts)을 포함한다는 사실로 인해, Si 회로는 양측들, 즉, 자신의 하부측 및 자신의 상부측 둘 모두에서 냉각된다. 더 높은 열 전도성 및 또한 더 높은 전기 전도성을 갖는 엘리먼트들에 의한 양측들 상의 Si 회로의 냉각은 Si 회로의 어셈블리의 효율을 증가시키도록 의도된다. 세라믹 평면 기판의 비아들 내의 금속은 제2 기판의 금속화부, 및 Si 회로 상에 위치된 연결 수단 둘 모두 위에 놓인다.
Si 회로는 바람직하게는 칩 또는 트랜지스터이다.
금속화부들은 바람직하게는 DCB-Cu, 두꺼운 막 Cu, Ag 또는 W-Ni-Au로 구성되고 그리고/또는 세라믹 기판과 소결된 금속화부들이다. 소결된 금속화부들은 세라믹과 밀접하게 연결되고, 이로써 Si 회로에서 세라믹으로의 우수한 열 전달을 입증한다.
연결 수단은 바람직하게는 땜납, 소결된 은 또는 은 접착제이다.
본 발명에 따른 실시예에서, 비아들은 Cu 또는 Ag로 제조되고, 기판들은 질화 알루미늄으로 제조된다. 질화 알루미늄은 높은 열 전도성을 갖는다.
일 실시예에서, 핀들(fins) 등과 같은 냉각 엘리먼트들은 제1 세라믹 기판의 하부측 상에 배열된다.
양측들 상에서의 더 양호한 열 발산(heat dissipation)은, 연결 수단을 통해 Si 회로의 자유 상부측과 접촉하는, 금속으로 채워진 비아들을 갖는 세라믹 평면 기판에 의해 달성될 수 있다. 이러한 평면 기판은, 예컨대, Cu 또는 Ag로 채워진 열-전기 스루-연결부들(비아들)을 포함한다. 질화 알루미늄이 기판 재료로서 선택되면, 약 4.7 ppm/K인 질화 알루미늄의 팽창 계수는 약 4.2 ppm/K인, 칩의 실리콘의 팽창 계수에 근접하다.
이러한 비아 세라믹들(평면 기판들)은, 금속화된 세라믹 기판, 비아 땜납, 은 페이스트(silver paste) 또는 제2 세라믹 기판 상의 은 소결된 층을 사용하여, 그리고/또는 구리 페이스트를 금속화된 상부 기판의 구리층으로 직접적으로 버닝(burning)함으로써, Si 회로의 한 측 및 다른 측 둘 모두에 연결될 수 있다.
열 발산을 추가로 증가시키기 위해, 세라믹 평면 기판들 대신에, 액체가 흐르는 세라믹 냉각기들, 또는 세라믹 핀들을 갖는 등가물들이 사용될 수 있다.
도면들은 종래 기술(도 1) 및 본 발명에 따른 컴포넌트(도 2)를 도시한다.
도 1은 종래 기술에 따른 컴포넌트(9)를 도시한다. 컴포넌트는 상부측(1b) 및 하부측(1a)을 갖는 제1 세라믹 기판(1)으로 구성되고, 금속화부(2)가 상부측(1b) 상에 적용되고, Si 회로(4)의 하부측이 연결 수단(3)을 통해 금속화부(2) 상에 장착된다. 본 발명에 따라, 세라믹 평면 기판(6)의 하부측은 연결 수단(5)을 통해 Si 회로(4) 및/또는 그의 상부측 상에 부착되고, 제2 세라믹 기판(8)은 금속화부(7)를 통해 평면 기판(6) 상에 배열되고, 세라믹 평면 기판(6)은 금속으로 채워진 열-전기 스루-연결부들(비아들)(11) 및/또는 냉각 수단을 운반하는데 사용되는 냉각 덕트들을 포함한다.
세라믹 기판들(1, 8)은 바람직하게는 평판-형상이고, 바람직하게는 매우 높은 열 전도성을 갖는 질화 알루미늄으로 제조된다.
금속화부들은 바람직하게는 DCB-Cu, 두꺼운 막 Cu, Ag 또는 W-Ni-Au로 구성되고 그리고/또는 세라믹 기판(1, 8)과 소결된다.
Si 회로(4)는 칩 또는 트랜지스터로서 설계된 실리콘 회로이다.
연결 수단(3, 5)은 바람직하게는 땜납, 소결된 은 또는 은 접착제이다.
스루- 연결부들(11)은 예로서 Cu 또는 Ag로 제조된다.
도 2에 도시되지 않은 냉각 엘리먼트들은 바람직하게는 제1 세라믹 기판(1)의 하부측(1a) 상에 배열된다. 이러한 냉각 엘리먼트들은 공기 냉각을 위해 사용되는 핀들일 수 있다. 그러나, 그들은 또한 액체를 운반하는 냉각 상자들일 수 있다.
세라믹 평면 기판(6)은 Si 회로(4)의 폐열(waste heat)을 세라믹 기판(8)으로 유인하는데 사용되고, 또한 Si 회로(4)를 금속화부(7)에 전기적으로 커플링하는데 사용될 수 있다. 평면 기판(6)은 또한 바람직하게는 질화 알루미늄으로 제조된다. 전기 연결부의 금속으로 채워진 열-전기 스루-연결부들(비아들)(11)에 의해, 폐열이 운반되고, 전기적 연결부가 제조된다. 스루-연결부들(비아들)(11)은 바람직하게는 평면 기판(6)의 표면에 직각으로 이어진다.
참조 번호(10)는 전기 연결부들을 생성하는데 사용되는 본드 와이어들을 나타내기 위해 도면들 둘 모두에서 사용된다.

Claims (6)

  1. 상부측(1b) 및 하부측(1a)을 갖는 제1 세라믹 기판(1)으로 구성된 컴포넌트(9)로서,
    상기 상부측(1b) 상에 금속화부(metallization)(2)가 적용되고, 상기 금속화부(2) 상에 연결 수단(3)을 통해 Si 회로(4)의 하부측이 장착되고,
    상기 Si 회로(4)의 상부측 상에 연결 수단(5)이 적용되고, 상기 연결 수단(5) 상에 세라믹 평면 기판(ceramic flat substrate)(6)의 하부측이 부착되고,
    상기 세라믹 평면 기판(6) 상에 금속화부(7)를 통해 제2 세라믹 기판(8)이 배열되고,
    상기 세라믹 평면 기판(6)은 금속으로 채워진 열-전기 스루-연결부들(thermo-electric through-connections)(11)을 포함하고,
    상기 금속으로 채워진 열-전기 스루-연결부들(11)은 구리로 채워지고, 상기 세라믹 평면 기판(6)은 질화 알루미늄으로 제조되는,
    컴포넌트(9).
  2. 제1항에 있어서,
    상기 Si 회로(4)는 실리콘 회로, 칩 또는 트랜지스터인,
    컴포넌트(9).
  3. 제1항에 있어서,
    상기 금속화부들(2, 7) 모두는 DCB-Cu, 두꺼운 막 Cu, Ag 또는 W-Ni-Au로 제조되는,
    컴포넌트(9).
  4. 제1항에 있어서,
    상기 금속화부들(2, 7) 모두는 상기 제1 세라믹 기판(1) 또는 제2 세라믹 기판(8)과 함께 소결된 금속화부들인,
    컴포넌트(9).
  5. 제1항에 있어서,
    상기 연결 수단(3, 5)은 땜납(solder), 소결된 은(sintered silver) 또는 은 접착제(silver glue)인,
    컴포넌트(9).
  6. 제1항 내지 제5항 중 어느 한 항에 있어서,
    상기 제1 세라믹 기판(1)의 하부측(1a)에 냉각 엘리먼트들이 배열되는,
    컴포넌트(9).
KR1020187012687A 2015-10-07 2016-10-04 양측들에서 냉각되는 회로 Active KR102541854B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
DE102015219347.0 2015-10-07
DE102015219347 2015-10-07
PCT/EP2016/073643 WO2017060224A1 (de) 2015-10-07 2016-10-04 Zweiseitig gekühlter schaltkreis

Publications (2)

Publication Number Publication Date
KR20180066133A KR20180066133A (ko) 2018-06-18
KR102541854B1 true KR102541854B1 (ko) 2023-06-08

Family

ID=57044977

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020187012687A Active KR102541854B1 (ko) 2015-10-07 2016-10-04 양측들에서 냉각되는 회로

Country Status (8)

Country Link
US (1) US20180315679A1 (ko)
EP (1) EP3360158B1 (ko)
JP (1) JP6903051B2 (ko)
KR (1) KR102541854B1 (ko)
CN (1) CN108140626A (ko)
DE (1) DE102016219174A1 (ko)
RU (1) RU2725647C2 (ko)
WO (1) WO2017060224A1 (ko)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP1602558S (ko) * 2017-04-25 2018-04-23
US10405417B2 (en) 2017-05-01 2019-09-03 Nxp Usa, Inc. Packaged microelectronic component mounting using sinter attachment

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130075932A1 (en) 2011-09-22 2013-03-28 Infineon Technologies Ag Power Semiconductor Module with Integrated Thick-Film Printed Circuit Board
JP2013214783A (ja) * 2013-07-25 2013-10-17 Okutekku:Kk 半導体装置および電極用部材の製造方法
US20140370663A1 (en) 2013-06-18 2014-12-18 Infineon Technologies Ag Method for Producing a Semiconductor Module
WO2015064232A1 (ja) * 2013-10-29 2015-05-07 富士電機株式会社 半導体モジュール

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19736962B4 (de) * 1997-08-25 2009-08-06 Robert Bosch Gmbh Anordnung, umfassend ein Trägersubstrat für Leistungsbauelemente und einen Kühlkörper sowie Verfahren zur Herstellung derselben
US6265771B1 (en) * 1999-01-27 2001-07-24 International Business Machines Corporation Dual chip with heat sink
US7049695B1 (en) * 2005-01-14 2006-05-23 International Business Machines Corporation Method and device for heat dissipation in semiconductor modules
TWI449137B (zh) * 2006-03-23 2014-08-11 Ceramtec Ag 構件或電路用的攜帶體
RU2458431C2 (ru) * 2008-02-14 2012-08-10 Мицубиси Хэви Индастриз, Лтд. Модуль полупроводникового элемента и способ его изготовления
JPWO2012133098A1 (ja) * 2011-03-31 2014-07-28 日本ゼオン株式会社 半導体装置及びその製造方法
JP5850657B2 (ja) * 2011-07-01 2016-02-03 キヤノン株式会社 情報処理装置とその制御方法、プログラム、並びに情報処理システム
US8999758B2 (en) * 2011-08-12 2015-04-07 Infineon Technologies Ag Fixing semiconductor die in dry and pressure supported assembly processes
WO2014034245A1 (ja) * 2012-08-31 2014-03-06 三菱マテリアル株式会社 パワーモジュール用基板及びパワーモジュール
US9337163B2 (en) * 2012-11-13 2016-05-10 General Electric Company Low profile surface mount package with isolated tab
US8940630B2 (en) * 2013-02-01 2015-01-27 Invensas Corporation Method of making wire bond vias and microelectronic package having wire bond vias
RU2528392C1 (ru) * 2013-03-01 2014-09-20 Открытое акционерное общество "Научно-исследовательский институт электронной техники" Устройство охлаждения ис
EP2974859B1 (en) * 2013-03-14 2020-10-14 Mitsubishi Materials Corporation Bonded body, substrate for power modules, and substrate with heat sink for power modules
WO2015022956A1 (ja) * 2013-08-14 2015-02-19 電気化学工業株式会社 窒化ホウ素－樹脂複合体回路基板、窒化ホウ素－樹脂複合体放熱板一体型回路基板

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130075932A1 (en) 2011-09-22 2013-03-28 Infineon Technologies Ag Power Semiconductor Module with Integrated Thick-Film Printed Circuit Board
US20140370663A1 (en) 2013-06-18 2014-12-18 Infineon Technologies Ag Method for Producing a Semiconductor Module
JP2013214783A (ja) * 2013-07-25 2013-10-17 Okutekku:Kk 半導体装置および電極用部材の製造方法
WO2015064232A1 (ja) * 2013-10-29 2015-05-07 富士電機株式会社 半導体モジュール

Also Published As

Publication number Publication date
EP3360158A1 (de) 2018-08-15
KR20180066133A (ko) 2018-06-18
WO2017060224A1 (de) 2017-04-13
CN108140626A (zh) 2018-06-08
DE102016219174A1 (de) 2017-04-13
US20180315679A1 (en) 2018-11-01
RU2018116592A (ru) 2019-11-07
RU2018116592A3 (ko) 2020-01-17
JP2018531516A (ja) 2018-10-25
EP3360158B1 (de) 2021-01-13
JP6903051B2 (ja) 2021-07-14
RU2725647C2 (ru) 2020-07-03

Similar Documents

Publication Publication Date Title
JP7162966B2 (ja) 電子部品
TWI709205B (zh) 半導體裝置
KR102429675B1 (ko) 모놀리식 마이크로파 통합 회로(mmic) 냉각 구조
US20200075455A1 (en) Circuit Cooled on Two Sides
US8716830B2 (en) Thermally efficient integrated circuit package
US9860990B1 (en) Circuit board structure with chips embedded therein and manufacturing method thereof
US20160071781A1 (en) Integrated power module with improved isolation and thermal conductivity
TW201946245A (zh) 半導體封裝體及包含半導體封裝體之裝置
CN104798198B (zh) 半导体装置
JP5845634B2 (ja) 半導体装置
KR20180059778A (ko) 발광 모듈용 기판, 발광 모듈, 냉각기가 형성된 발광 모듈용 기판, 및 발광 모듈용 기판의 제조 방법
JP2019021864A (ja) パワーモジュール
KR102541854B1 (ko) 양측들에서 냉각되는 회로
JP6681660B2 (ja) ヒートシンク付パワーモジュール用基板及びパワーモジュール
JP2009176839A (ja) 半導体素子の放熱構造
JP2016167503A (ja) ヒートシンク付パワーモジュール用基板及びパワーモジュール
JP2020136648A (ja) 回路基板および電子装置
JP2018531516A6 (ja) 二面冷却式回路
JP6686467B2 (ja) 電子部品放熱構造
KR101897304B1 (ko) 파워 모듈
JP4608409B2 (ja) 高放熱型電子部品収納用パッケージ
KR20060105403A (ko) 혼성회로와 복합기판을 가지는 패키지 구조물
CN111244061A (zh) 氮化镓设备的封装结构
JP2016111141A (ja) 半導体装置
JP2016152290A (ja) 熱伝導基板及び電子部品実装方法

Legal Events

Date Code Title Description
PA0105 International application

Patent event date: 20180503

Patent event code: PA01051R01D

Comment text: International Patent Application

PG1501 Laying open of application
A201 Request for examination
PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 20211001

Comment text: Request for Examination of Application

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 20221205

Patent event code: PE09021S01D

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 20230518

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 20230605

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 20230605

End annual number: 3

Start annual number: 1

PG1601 Publication of registration