[go: up one dir, main page]

KR100508346B1 - Apparatus for initializing data of eeprom in electronic unit - Google Patents

Apparatus for initializing data of eeprom in electronic unit Download PDF

Info

Publication number
KR100508346B1
KR100508346B1 KR10-2003-0058639A KR20030058639A KR100508346B1 KR 100508346 B1 KR100508346 B1 KR 100508346B1 KR 20030058639 A KR20030058639 A KR 20030058639A KR 100508346 B1 KR100508346 B1 KR 100508346B1
Authority
KR
South Korea
Prior art keywords
eeprom
data
terminal
socket structure
key signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR10-2003-0058639A
Other languages
Korean (ko)
Other versions
KR20050021650A (en
Inventor
배성준
Original Assignee
주식회사 대우일렉트로닉스
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 주식회사 대우일렉트로닉스 filed Critical 주식회사 대우일렉트로닉스
Priority to KR10-2003-0058639A priority Critical patent/KR100508346B1/en
Publication of KR20050021650A publication Critical patent/KR20050021650A/en
Application granted granted Critical
Publication of KR100508346B1 publication Critical patent/KR100508346B1/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C5/00Details of stores covered by group G11C11/00
    • G11C5/06Arrangements for interconnecting storage elements electrically, e.g. by wiring
    • G11C5/066Means for reducing external access-lines for a semiconductor memory clip, e.g. by multiplexing at least address and data signals
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601Interfaces specially adapted for storage systems
    • G06F3/0628Interfaces specially adapted for storage systems making use of a particular technique
    • G06F3/0629Configuration or reconfiguration of storage systems
    • G06F3/0632Configuration or reconfiguration of storage systems by initialisation or re-initialisation of storage systems

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Human Computer Interaction (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Storage Device Security (AREA)
  • Read Only Memory (AREA)

Abstract

본 발명은 EEPROM(Electrically Erasable Programmable Read-Only Memory) 데이터 처리 장치 및 초기화 소켓 구조에 관한 것으로서, EEPROM 데이터의 설정을 위한 메뉴 키 신호를 제공하는 키 입력 수단과, 키 입력 수단으로부터의 메뉴 키 신호에 대응하여 EEPROM과의 데이터 통신을 수행하여 EEPROM내에 수록된 데이터를 소거 또는 재생 또는 초기화시키는 제어 수단과, EEPROM 상부에 덮여 제어 수단과 EEPROM간의 데이터 인터페이싱을 수행하며, EEPROM의 각 단자와 대응되게 접속되도록 그 내부 측면에 전극 단자를 갖는 착탈 덮개식 소켓 구조를 포함한다. 본 발명에 의하면, 전극 단자를 갖는 착탈식 소켓 구조에 의해 EEPROM 데이터를 처리하여 EEPROM을 섀시에서 분리하지 않고 반복 재생하여 사용할 수 있는 바, 개발비용을 절감하고 A/S시 작업 시간을 줄일 수 있는 효과가 있다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to an EEPROM (Electrically Erasable Programmable Read-Only Memory) data processing device and an initialization socket structure, comprising: key input means for providing a menu key signal for setting of EEPROM data, and a menu key signal from the key input means. Corresponding control means for erasing, reproducing, or initializing data stored in the EEPROM by performing data communication with the EEPROM; and performing data interfacing between the control means and the EEPROM covered over the EEPROM; And a removable lid socket structure having an electrode terminal on an inner side thereof. According to the present invention, the EEPROM data can be processed and replayed repeatedly without being separated from the chassis by the removable socket structure having the electrode terminal, thereby reducing the development cost and reducing the work time during A / S. There is.

Description

EEPROM 데이터 처리 장치 및 초기화 소켓 구조{APPARATUS FOR INITIALIZING DATA OF EEPROM IN ELECTRONIC UNIT}EPOROM data processing unit and initialization socket structure {APPARATUS FOR INITIALIZING DATA OF EEPROM IN ELECTRONIC UNIT}

본 발명은 전자기기에 사용되는 EEPROM의 데이터 초기화 기술에 관한 것으로, 특히 EEPROM을 섀시(chassis)에서 분리하지 않고 EEPROM 데이터를 초기화하는데 적합한 EEPROM 데이터 처리 장치 및 초기화 소켓 구조에 관한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to data initialization techniques for EEPROMs used in electronic devices, and more particularly, to an EEPROM data processing apparatus and initialization socket structure suitable for initializing EEPROM data without detaching the EEPROM from a chassis.

EEPROM(Electrically Erasable Programmable Read-Only Memory)은 대부분의 전자기기에 장착되는 메모리로서, 정상보다 높은 전압을 이용하여 메모리내의 데이터를 반복적으로 지우거나 다시 프로그래밍(기록)할 수 있으며, 전자기기, 특히 TV내에 장착되는 EEPROM은 음량, 음향효과, 화면배색, 채널정보, 사용자정보, 예약정보, 암호 등과 같은 다양한 정보를 수록할 수 있다.EEPROM (Electrically Erasable Programmable Read-Only Memory) is a memory installed in most electronic devices, and it is possible to repeatedly erase or reprogram (write) data in the memory by using a voltage higher than normal. The EEPROM mounted inside can store various information such as volume, sound effect, screen coloration, channel information, user information, reservation information, and password.

이러한 EEPROM은 EPROM 칩과는 달리, 기록된 내용을 수정하기 위해 컴퓨터에서 빼낼 필요는 없지만, 그 제품 특성상 내부 데이터가 순차적으로 정해진 번지에 기록되기 때문에 내용 일부분이 손상될 경우 내부 데이터를 확인하거나 일부 내용을 부분적으로 수정할 수는 없다는 단점이 있다.Unlike the EPROM chip, the EEPROM does not need to be removed from the computer to modify the recorded contents.However, due to its characteristics, the internal data is sequentially recorded at a fixed address. There is a drawback that you cannot modify it partially.

이러한 이유로 인해 제품 개발시 EEPROM 내부 데이터에 오류가 존재할 경우, 납땜 도구 등을 이용하여 섀시에서 EEPROM을 분리할 수밖에 없으며, 통상적으로 EEPROM의 재활용은 고려되지 않는다.For this reason, if there is an error in the data inside the EEPROM during product development, the EEPROM must be separated from the chassis by using a soldering tool, and the recycling of the EEPROM is not generally considered.

따라서, EEPROM을 섀시에서 분리하지 않고 EEPROM의 데이터를 초기화할 수 있는 기술이 요구된다.Therefore, there is a need for a technique capable of initializing data in the EEPROM without removing the EEPROM from the chassis.

본 발명은 이러한 요구에 부응하여 구현한 것으로, EEPROM 단자와 접속되는 전극을 갖는 덮개식 소켓구조를 EEPROM 상부에 장착하고, 이 소켓구조를 통해 마이컴과 EEPROM간의 데이터 통신을 수행하여 EEPROM 데이터를 소거/재생/초기화하도록 한 EEPROM 데이터 처리 장치 및 초기화 소켓 구조를 제공하는데 그 목적이 있다.SUMMARY OF THE INVENTION The present invention has been implemented in response to such a demand. A cover socket structure having an electrode connected to an EEPROM terminal is mounted on an EEPROM, and data communication between the microcomputer and the EEPROM is performed through this socket structure to erase / enable EEPROM data. It is an object of the present invention to provide an EEPROM data processing device and an initialization socket structure for reproducing / initializing.

상술한 목적을 달성하기 위한 본 발명의 일 실시예에 따르면, EEPROM 데이터 처리 장치에 있어서, EEPROM 데이터의 설정을 위한 메뉴 키 신호를 제공하는 키 입력 수단과, 키 입력 수단으로부터의 메뉴 키 신호에 대응하여 EEPROM과의 데이터 통신을 수행하여 EEPROM내에 수록된 데이터를 소거 또는 재생 또는 초기화시키는 제어 수단과, EEPROM 상부에 덮여 제어 수단과 EEPROM간의 데이터 인터페이싱을 수행하며, EEPROM의 각 단자와 대응되게 접속되도록 그 내부 측면에 전극 단자를 갖는 착탈 덮개식 소켓 구조를 포함하는 EEPROM 데이터 처리 장치를 제공한다.According to one embodiment of the present invention for achieving the above object, in an EEPROM data processing apparatus, key input means for providing a menu key signal for setting of EEPROM data, and corresponding to the menu key signal from the key input means. Control means for erasing, reproducing or initializing the data stored in the EEPROM by performing data communication with the EEPROM, and performing data interfacing between the control means and the EEPROM, which is covered on the upper part of the EEPROM, and is connected to correspond to each terminal of the EEPROM. An EEPROM data processing apparatus including a removable lid socket structure having electrode terminals on a side thereof is provided.

본 발명의 목적을 달성하기 위한 다른 실시예에 따르면, EEPROM의 상부면에 장착되는 덮개식 소켓 구조에 있어서, EEPROM의 각 단자와 전기적으로 대응되게 접속되도록 소켓 구조의 내측면에 부착되는 각각의 전극 단자와, 각각의 전극 단자와 EEPROM의 초기화 신호 공급을 위한 마이크로컴퓨터를 연결하는 와이어를 갖는 초기화 소켓 구조를 제공한다.According to another embodiment for achieving the object of the present invention, in the lid socket structure mounted on the upper surface of the EEPROM, each electrode attached to the inner surface of the socket structure to be electrically connected to each terminal of the EEPROM An initialization socket structure having a terminal and a wire connecting each electrode terminal and a microcomputer for supplying an initialization signal of an EEPROM is provided.

이하, 첨부된 도면을 참조하여 본 발명의 바람직한 실시예에 대하여 상세하게 설명한다.Hereinafter, with reference to the accompanying drawings will be described in detail a preferred embodiment of the present invention.

도 1은 본 발명에 따른 EEPROM 데이터 처리 장치의 구성 블록도로서, 키 입력부(100), 마이컴(102), 전원 공급부(104), EEPROM(106)을 포함한다.1 is a block diagram illustrating an EEPROM data processing apparatus according to the present invention, which includes a key input unit 100, a microcomputer 102, a power supply unit 104, and an EEPROM 106.

도시한 바와 같이, 키 입력부(100)는 EEPROM 데이터의 설정을 위한 메뉴 키 신호를 제공하는 역할을 수행하며, 전원 공급부(104)에 의해 전원이 공급되면 마이컴(102)으로 소거, 취소, 초기화 키 신호를 선택적으로 제공하도록 한다.As shown, the key input unit 100 serves to provide a menu key signal for setting the EEPROM data. When the power is supplied by the power supply unit 104, the key input unit 100 erases, cancels, and initializes the key. Optionally provide a signal.

마이컴(102), 예컨대 8비트(bit) 마이크로컴퓨터는 이러한 키 입력부(100)부터의 메뉴 키 신호에 대응하여 EPROM(106)과의 데이터 통신을 수행하여 EEPROM(106)내에 수록된 데이터를 소거 또는 재생 또는 초기화시킨다.The microcomputer 102, for example, an 8-bit microcomputer, performs data communication with the EPROM 106 in response to the menu key signal from the key input unit 100 to erase or reproduce data stored in the EEPROM 106. Or initialize.

예를 들어, 키 입력부(100)로부터 소거 키 신호가 입력되면 마이컴(102)은 EEPROM(106)에 기록된 데이터를 모두 소거하도록 하며, 취소 키 신호가 입력되면 이미 소거한 내용을 다시 재생하도록 EEPROM(106)의 동작을 설정한다. 또한, 초기화 키 신호가 키 입력부(100)로부터 입력되면 마이컴(102)은 EEPROM(106)을 공장 출하 초기 모드로 설정한다.For example, when the erase key signal is input from the key input unit 100, the microcomputer 102 erases all data recorded in the EEPROM 106, and when the cancel key signal is input, the EEPROM replays the contents already erased. An operation of 106 is set. In addition, when the initialization key signal is input from the key input unit 100, the microcomputer 102 sets the EEPROM 106 to the factory default mode.

EEPROM(106)은 전자기기, 특히 TV내에 장착되어 음량, 음향효과, 화면배색, 채널정보, 사용자정보, 예약정보, 암호 등과 같은 다양한 정보를 수록할 수 있으며, 마이컴(102)에 의해 데이터 처리된다.The EEPROM 106 may be mounted in an electronic device, especially a TV, to store various information such as volume, sound effects, screen coloration, channel information, user information, reservation information, password, and the like, and are processed by the microcomputer 102. .

이때, 본 실시예에서는 이러한 EEPROM(106)과 마이컴(102)간의 데이터 처리를 수행함에 있어, 마이컴(102)과 EEPROM(106)의 각 단자를 전기적으로 접속하는 소켓 구조를 구현하였다.At this time, in the present embodiment, in performing the data processing between the EEPROM 106 and the microcomputer 102, a socket structure for electrically connecting the terminals of the microcomputer 102 and the EEPROM 106 is implemented.

즉, 도 2에 도시한 바와 같이, 소켓 구조(200)는 EEPROM(106) 상부에 덮여 마이컴(102)과 EEPROM(106)간의 데이터 인터페이싱을 수행하며, EEPROM(106)의 각 단자(108)와 대응되게 접속되도록 그 내부 측면에 전극 단자(202, 204, 206, 208)가 형성된다.That is, as shown in FIG. 2, the socket structure 200 is covered on the EEPROM 106 to perform data interfacing between the microcomputer 102 and the EEPROM 106, and with each terminal 108 of the EEPROM 106. Electrode terminals 202, 204, 206 and 208 are formed on the inner side thereof so as to correspond correspondingly.

본 실시예에 따른 소켓 구조(200)는 착탈 덮개식이기 때문에 각 전극 단자(202, 204, 206, 208)는 EEPROM(106)의 GND(ground) 단자, SCL(clock) 단자, SDA(data) 단자, Vcc 단자와 접속될 수 있으며, 와이어(wire)에 의해 마이컴(102)과 연결된다. 즉, 마이컴(102)으로부터의 GND 연결 와이어는 전극 단자(202)와, SCL 연결 와이어는 전극 단자(204)와, SDA 연결 와이어는 전극 단자(206)와, Vcc 연결 와이어는 전극 단자(208)와 각각 연결된다.Since the socket structure 200 according to the present embodiment is a removable cover type, each electrode terminal 202, 204, 206, and 208 has a GND (ground) terminal, an SCL (clock) terminal, and an SDA (data) terminal of the EEPROM 106. The terminal may be connected to the Vcc terminal and connected to the microcomputer 102 by a wire. That is, the GND connection wire from the microcomputer 102 is the electrode terminal 202, the SCL connection wire is the electrode terminal 204, the SDA connection wire is the electrode terminal 206, and the Vcc connection wire is the electrode terminal 208. And are connected respectively.

따라서, 마이컴(102)으로부터 제공되는 외부 신호처리 데이터는 소켓 구조(200)내의 각 단자(202, 204, 206, 208)를 통해 EEPROM(106)의 각 단자(108)로 제공될 수 있다.Thus, external signal processing data provided from the microcomputer 102 may be provided to each terminal 108 of the EEPROM 106 through each terminal 202, 204, 206, 208 in the socket structure 200.

본 발명에 의하면, 전극 단자를 갖는 착탈식 소켓 구조에 의해 EEPROM 데이터를 처리하여 EEPROM을 섀시에서 분리하지 않고 반복 재생하여 사용할 수 있는 바, 개발비용을 절감하고 A/S시 작업 시간을 줄일 수 있는 효과가 있다.According to the present invention, the EEPROM data can be processed and replayed repeatedly without being separated from the chassis by the removable socket structure having the electrode terminal, thereby reducing the development cost and reducing the work time during A / S. There is.

이상, 본 발명을 실시예에 근거하여 구체적으로 설명하였지만, 본 발명은 이러한 실시예에 한정되는 것이 아니라, 그 요지를 벗어나지 않는 범위내에서 여러 가지 변형이 가능한 것은 물론이다.As mentioned above, although this invention was concretely demonstrated based on the Example, this invention is not limited to this Example, Of course, various changes are possible within the range which does not deviate from the summary.

도 1은 본 발명에 따른 EEPROM 데이터 처리 장치의 구성 블록도,1 is a block diagram of an EEPROM data processing apparatus according to the present invention;

도 2는 본 발명의 바람직한 실시예에 따라 EEPROM 데이터의 초기화를 위한 소켓 구조의 상세 구성도.2 is a detailed block diagram of a socket structure for initialization of EEPROM data according to a preferred embodiment of the present invention.

<도면의 주요 부분에 대한 부호의 설명><Explanation of symbols for the main parts of the drawings>

100 : 키 입력부 102 : 마이컴100: key input unit 102: microcomputer

104 : 전원 공급부 106 : EEPROM104: power supply 106: EEPROM

108 : EEPROM 단자 200 : 덮개식 소켓구조108: EEPROM terminal 200: cover socket structure

Claims (4)

EEPROM(Electrically Erasable Programmable Read-Only Memory) 데이터 처리 장치에 있어서,In the EEPROM (Electrically Erasable Programmable Read-Only Memory) data processing apparatus, EEPROM 데이터의 설정을 위한 메뉴 키 신호를 제공하는 키 입력 수단과,Key input means for providing a menu key signal for setting of EEPROM data; 상기 키 입력 수단으로부터의 메뉴 키 신호에 대응하여 상기 EEPROM과의 데이터 통신을 수행하여 상기 EEPROM내에 수록된 데이터를 소거 또는 재생 또는 초기화시키는 제어 수단과,Control means for performing data communication with the EEPROM in response to a menu key signal from the key input means to erase, reproduce, or initialize data stored in the EEPROM; 상기 EEPROM 상부에 덮여 상기 제어 수단과 상기 EEPROM간의 데이터 인터페이싱을 수행하며, 상기 EEPROM의 각 단자와 대응되게 접속되도록 그 내부 측면에 전극 단자를 갖는 착탈 덮개식 소켓 구조Covering the upper part of the EEPROM to perform data interfacing between the control means and the EEPROM, and a removable cover type socket structure having an electrode terminal on its inner side to be connected corresponding to each terminal of the EEPROM 를 포함하는 EEPROM 데이터 처리 장치.EEPROM data processing apparatus comprising a. 제 1 항에 있어서,The method of claim 1, 상기 메뉴 키 신호는 소거 또는 소거취소(재생) 또는 초기화를 위한 메뉴 키 신호인 것을 특징으로 하는 EEPROM 데이터 처리 장치.And the menu key signal is a menu key signal for erasing or canceling (reproducing) or initializing. 제 1 항에 있어서,The method of claim 1, 상기 EEPROM의 각 단자는 GND(ground), SCL(clock), SDA(data), Vcc 단자로 이루어지며, 상기 전극 단자는 상기 제어 수단과 와이어(wire)로 연결되어 상기 EEPROM의 각 단자와 상기 제어 수단을 전기적으로 접속시키는 것을 특징으로 하는 EEPROM 데이터 처리 장치.Each terminal of the EEPROM comprises a GND (ground), an SCL (clock), an SDA (data), and a Vcc terminal, and the electrode terminal is connected by a wire to the control means to control each terminal of the EEPROM and the control. EEPROM data processing apparatus characterized by electrically connecting means. EEPROM의 상부면에 장착되는 덮개식 소켓 구조에 있어서,In the cover socket structure mounted on the upper surface of the EEPROM, 상기 EEPROM의 각 단자와 전기적으로 대응되게 접속되도록 상기 소켓 구조의 내측면에 부착되는 각각의 전극 단자와,Respective electrode terminals attached to an inner side surface of the socket structure to be electrically connected to each terminal of the EEPROM; 상기 각각의 전극 단자와 상기 EEPROM의 초기화 신호 공급을 위한 마이크로컴퓨터를 연결하는 와이어A wire connecting each of the electrode terminals and a microcomputer for supplying an initialization signal of the EEPROM. 를 갖는 초기화 소켓 구조.Initialization socket structure with.
KR10-2003-0058639A 2003-08-25 2003-08-25 Apparatus for initializing data of eeprom in electronic unit Expired - Fee Related KR100508346B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR10-2003-0058639A KR100508346B1 (en) 2003-08-25 2003-08-25 Apparatus for initializing data of eeprom in electronic unit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR10-2003-0058639A KR100508346B1 (en) 2003-08-25 2003-08-25 Apparatus for initializing data of eeprom in electronic unit

Publications (2)

Publication Number Publication Date
KR20050021650A KR20050021650A (en) 2005-03-07
KR100508346B1 true KR100508346B1 (en) 2005-08-17

Family

ID=37229847

Family Applications (1)

Application Number Title Priority Date Filing Date
KR10-2003-0058639A Expired - Fee Related KR100508346B1 (en) 2003-08-25 2003-08-25 Apparatus for initializing data of eeprom in electronic unit

Country Status (1)

Country Link
KR (1) KR100508346B1 (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02279176A (en) * 1989-03-17 1990-11-15 Keiper Dynafit Gmbh & Co Storage device for controlling ergometer
JPH06259618A (en) * 1993-03-03 1994-09-16 Dainippon Printing Co Ltd Information recording medium with collation processing function
KR20020061195A (en) * 2001-01-15 2002-07-24 임베드원 주식회사 Program update system for flash memory and control method thereof

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02279176A (en) * 1989-03-17 1990-11-15 Keiper Dynafit Gmbh & Co Storage device for controlling ergometer
JPH06259618A (en) * 1993-03-03 1994-09-16 Dainippon Printing Co Ltd Information recording medium with collation processing function
KR20020061195A (en) * 2001-01-15 2002-07-24 임베드원 주식회사 Program update system for flash memory and control method thereof

Also Published As

Publication number Publication date
KR20050021650A (en) 2005-03-07

Similar Documents

Publication Publication Date Title
US20120124278A1 (en) Memory system for portable telephone
JPH0729386A (en) Flash memory and microcomputer
CN101882466B (en) Nonvolatile semiconductor memory
CN101000553A (en) Embedded system
US20060044917A1 (en) Semiconductor integrated circuit device
KR100521824B1 (en) Semiconductor device, nonvolatile semiconductor memory device, system having a plurality of semiconductor device or nonvolatile semiconductor memory device, electric card having semiconductor device or nonvolatile semiconductor memory device, and electric device capable of using the electric card
US8914602B2 (en) Display controller having an embedded non-volatile memory divided into a program code block and a data block and method for updating parameters of the same
KR100508346B1 (en) Apparatus for initializing data of eeprom in electronic unit
US7317652B2 (en) Semiconductor device, nonvolatile semiconductor memory, system including a plurality of semiconductor devices or nonvolatile semiconductor memories, electric card including semiconductor device or nonvolatile semiconductor memory, and electric device with which this electric card can be used
KR100321262B1 (en) Automobile controller
AU2003278528A1 (en) Circuit arrangement with non-volatile memory module and method for registering light-attacks on the non-volatile memory module
JPH0922385A (en) Data security device and method
JPS62245597A (en) Memory cartridge and its writer
KR100447363B1 (en) Controller and data processing system
JP4330355B2 (en) Display device
JPH09152969A (en) Software updating device of electronic equipment
JP2004273117A (en) Semiconductor device mounting composite flash memory thereon, and portable device
JP2002366426A (en) Program executing device and program executing method
JPH07287603A (en) Engine controller
JPS62289999A (en) Data writing method
JP2003126482A (en) Game machine, and control board for constituting game machine
JP2725630B2 (en) Programmable IC
KR100618959B1 (en) System for changing data of electronic product
JPH09218826A (en) Portable electronic equipment
JP4642030B2 (en) Semiconductor device and control method thereof

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 20030825

PA0201 Request for examination
PG1501 Laying open of application
E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 20050624

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 20050805

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 20050808

End annual number: 3

Start annual number: 1

PG1601 Publication of registration
FPAY Annual fee payment

Payment date: 20080801

Year of fee payment: 4

PR1001 Payment of annual fee

Payment date: 20080801

Start annual number: 4

End annual number: 4

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee