KR100434133B1 - 중간층리쏘그래피 - Google Patents
중간층리쏘그래피 Download PDFInfo
- Publication number
- KR100434133B1 KR100434133B1 KR1019960028360A KR19960028360A KR100434133B1 KR 100434133 B1 KR100434133 B1 KR 100434133B1 KR 1019960028360 A KR1019960028360 A KR 1019960028360A KR 19960028360 A KR19960028360 A KR 19960028360A KR 100434133 B1 KR100434133 B1 KR 100434133B1
- Authority
- KR
- South Korea
- Prior art keywords
- layer
- photoresist
- patterned
- barc
- etch
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/004—Photosensitive materials
- G03F7/09—Photosensitive materials characterised by structural details, e.g. supports, auxiliary layers
- G03F7/091—Photosensitive materials characterised by structural details, e.g. supports, auxiliary layers characterised by antireflection means or light filtering or absorbing means, e.g. anti-halation, contrast enhancement
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/0271—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
- H01L21/0273—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers characterised by the treatment of photoresist layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/0271—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
- H01L21/0273—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers characterised by the treatment of photoresist layers
- H01L21/0274—Photolithographic processes
Landscapes
- Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Power Engineering (AREA)
- Architecture (AREA)
- Structural Engineering (AREA)
- Drying Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
- Photosensitive Polymer And Photoresist Processing (AREA)
- Weting (AREA)
Abstract
Description
Claims (5)
- (2회 정정) 리쏘그래피 방법에 있어서,(a) 패턴될 하부층을 제공하는 단계;(b) 상기 하부층 위에 무반사 중간층을 형성하는 단계;(c) 상기 무반사 중간층 위에 방사선 감응 상부층을 형성하는 단계;(d) 방사선으로 상기 상부층을 패터닝하여 패턴된 상부층을 형성하는 단계;(e) 상기 패턴된 상부층의 부분을 수평으로 제거함과 동시에 상기 무반사 중간층의 노광된 부분을 수직으로 제거하여 패턴된 무반사 중간층 위에 축소 패턴된 상부층을 형성하는 단계; 및(f) 적어도 마스크의 일부분으로 상기 패턴된 무반사 중간층을 사용하여 상기 하부층의 일부를 제거하는 단계를 포함하는 것을 특징으로 하는 리쏘그래피 방법.
- (2회 정정) 제1항에 있어서,(a) 상기 무반사 중간층은 유기 폴리머로 구성되어 있고,(b) 상기 상부층은 포토레지스트로 구성된 것을 특징으로 하는 리쏘그래피 방법.
- 제2항에 있어서,(a) 상기 동시 제거가 플라즈마 에칭에 의하여 이루어지는 것을 특징으로 하는 리쏘그래피 방법.
- 제3항에 있어서,(a) 상기 하부층이 폴리실리콘이고;(b) 상기 하부층의 일부를 제거하는 상기 단계는 이방성 플라즈마 에칭에 의하여 이루어지는 것을 특징으로 하는 리쏘그래피 방법.
- (2회 정정) 서브리쏘그래픽 패터닝 방법에 있어서,(a) 패턴될 하부층를 제공하는 단계;(b) 제1 파장의 방사선을 흡수하는 층인 매립 무반사 코팅(BARC)층을 상기 하부층 위에 형성하는 단계;(c) 상기 제1 파장을 가지는 방사선에 의해서 노광될 수 있는 포토레지스트층을 상기 BARC층 위에 형성하는 단계;(d) 상기 제1 파장을 포함하는 방사선으로 상기 포토레지스트층을 패터닝하여 W의 최소 라인 폭을 가지는 포토레지스트의 제1 패턴된 층을 형성하는 단계;(e) 상기 BARC층의 표면을 따르는 방향으로 상기 제1 패턴된 층의 모든 표면으로부터 △W의 양을 제거하기 위해서 상기 제1 패턴된 층을 에칭함과 동시에 노광된 부분을 제거하기 위해 BARC층을 에치하여 패턴된 BARC층 위에 W-2△W의 최소 라인 폭을 가진 포토레지스트의 제2 패턴된 층을 형성하는 단계; 및(f) 에치 마스크로서 상기 제2 패턴된 층과 패턴된 BARC층을 사용하여 상기 하부층을 이방성으로 에치하는 단계를 포함하는 것을 특징으로 하는 서브리쏘그래픽 패터닝 방법.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US119795P | 1995-07-14 | 1995-07-14 | |
US60/001,197 | 1995-07-14 | ||
US60/001197 | 1995-07-14 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR970008323A KR970008323A (ko) | 1997-02-24 |
KR100434133B1 true KR100434133B1 (ko) | 2004-08-09 |
Family
ID=21694857
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019960028360A KR100434133B1 (ko) | 1995-07-14 | 1996-07-13 | 중간층리쏘그래피 |
Country Status (5)
Country | Link |
---|---|
EP (1) | EP0753885B1 (ko) |
JP (1) | JPH09237777A (ko) |
KR (1) | KR100434133B1 (ko) |
DE (1) | DE69624415T2 (ko) |
TW (1) | TW449792B (ko) |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0740330A3 (en) * | 1995-04-28 | 1998-05-13 | Texas Instruments Incorporated | Method for reducing the standing wave effect in a photolithography process |
US5965461A (en) * | 1997-08-01 | 1999-10-12 | Advanced Micro Devices, Inc. | Controlled linewidth reduction during gate pattern formation using a spin-on barc |
US6121155A (en) * | 1998-12-04 | 2000-09-19 | Advanced Micro Devices | Integrated circuit fabrication critical dimension control using self-limiting resist etch |
US6362111B1 (en) * | 1998-12-09 | 2002-03-26 | Texas Instruments Incorporated | Tunable gate linewidth reduction process |
US6458602B1 (en) | 1999-01-26 | 2002-10-01 | Hitachi, Ltd. | Method for fabricating semiconductor integrated circuit device |
KR100334577B1 (ko) * | 1999-08-06 | 2002-05-03 | 윤종용 | 사진공정의 해상도를 능가하는 트렌치를 절연막내에 형성하는방법 |
JP2002009056A (ja) * | 2000-06-22 | 2002-01-11 | Mitsubishi Electric Corp | 微細パターン形成方法およびその方法により製造した装置 |
JP4654544B2 (ja) | 2000-07-12 | 2011-03-23 | 日産化学工業株式会社 | リソグラフィー用ギャップフィル材形成組成物 |
JP4530552B2 (ja) | 2001-01-29 | 2010-08-25 | 富士通セミコンダクター株式会社 | 半導体装置及びその製造方法 |
TW567575B (en) | 2001-03-29 | 2003-12-21 | Toshiba Corp | Fabrication method of semiconductor device and semiconductor device |
US8158527B2 (en) | 2001-04-20 | 2012-04-17 | Kabushiki Kaisha Toshiba | Semiconductor device fabrication method using multiple resist patterns |
JP4806516B2 (ja) | 2003-08-29 | 2011-11-02 | Okiセミコンダクタ株式会社 | 半導体装置のプラズマエッチング方法 |
JP4865361B2 (ja) | 2006-03-01 | 2012-02-01 | 株式会社日立ハイテクノロジーズ | ドライエッチング方法 |
JP2009065000A (ja) | 2007-09-07 | 2009-03-26 | Tokyo Electron Ltd | 基板の処理方法、プログラム、コンピュータ記憶媒体及び基板処理システム |
US7846645B2 (en) | 2007-12-14 | 2010-12-07 | Tokyo Electron Limited | Method and system for reducing line edge roughness during pattern etching |
JP6208017B2 (ja) | 2014-01-07 | 2017-10-04 | 株式会社日立ハイテクノロジーズ | プラズマエッチング方法 |
JP6040314B2 (ja) | 2014-11-19 | 2016-12-07 | 株式会社日立ハイテクノロジーズ | プラズマ処理方法 |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2152223B (en) * | 1983-11-28 | 1987-01-14 | Fusion Semiconductor Systems | Process for imaging resist materials |
US4557797A (en) * | 1984-06-01 | 1985-12-10 | Texas Instruments Incorporated | Resist process using anti-reflective coating |
US4820611A (en) * | 1987-04-24 | 1989-04-11 | Advanced Micro Devices, Inc. | Titanium nitride as an antireflection coating on highly reflective layers for photolithography |
US5106786A (en) * | 1989-10-23 | 1992-04-21 | At&T Bell Laboratories | Thin coatings for use in semiconductor integrated circuits and processes as antireflection coatings consisting of tungsten silicide |
US5126289A (en) * | 1990-07-20 | 1992-06-30 | At&T Bell Laboratories | Semiconductor lithography methods using an arc of organic material |
US5034348A (en) * | 1990-08-16 | 1991-07-23 | International Business Machines Corp. | Process for forming refractory metal silicide layers of different thicknesses in an integrated circuit |
US5525542A (en) * | 1995-02-24 | 1996-06-11 | Motorola, Inc. | Method for making a semiconductor device having anti-reflective coating |
-
1996
- 1996-07-13 KR KR1019960028360A patent/KR100434133B1/ko not_active IP Right Cessation
- 1996-07-15 DE DE69624415T patent/DE69624415T2/de not_active Expired - Lifetime
- 1996-07-15 JP JP8185161A patent/JPH09237777A/ja active Pending
- 1996-07-15 EP EP96111357A patent/EP0753885B1/en not_active Expired - Lifetime
- 1996-10-08 TW TW085112258A patent/TW449792B/zh not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
EP0753885A1 (en) | 1997-01-15 |
DE69624415D1 (de) | 2002-11-28 |
TW449792B (en) | 2001-08-11 |
DE69624415T2 (de) | 2003-07-03 |
KR970008323A (ko) | 1997-02-24 |
JPH09237777A (ja) | 1997-09-09 |
EP0753885B1 (en) | 2002-10-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100420910B1 (ko) | 중간층리소그래피 | |
US5804088A (en) | Intermediate layer lithography | |
KR100434133B1 (ko) | 중간층리쏘그래피 | |
US6362111B1 (en) | Tunable gate linewidth reduction process | |
US6136679A (en) | Gate micro-patterning process | |
US6514672B2 (en) | Dry development process for a bi-layer resist system | |
US6010829A (en) | Polysilicon linewidth reduction using a BARC-poly etch process | |
US20060205223A1 (en) | Line edge roughness reduction compatible with trimming | |
US4758305A (en) | Contact etch method | |
US6136676A (en) | Semiconductor device manufacturing method | |
US6423475B1 (en) | Sidewall formation for sidewall patterning of sub 100 nm structures | |
JP2004031944A (ja) | 非常に幅の狭いトランジスタ・ゲート素子をフォトリソグラフィにより形成する方法 | |
US7008866B2 (en) | Large-scale trimming for ultra-narrow gates | |
US5968711A (en) | Method of dry etching A1Cu using SiN hard mask | |
US6900139B1 (en) | Method for photoresist trim endpoint detection | |
JPH0845906A (ja) | パターン形成方法及び該パターン形成方法を用いた半導体装置の製造方法 | |
US20070161255A1 (en) | Method for etching with hardmask | |
KR100434132B1 (ko) | 중간층리쏘그래피 | |
US7300883B2 (en) | Method for patterning sub-lithographic features in semiconductor manufacturing | |
US6451706B1 (en) | Attenuation of reflecting lights by surface treatment | |
JPH08153704A (ja) | 半導体装置の製造方法 | |
KR100281275B1 (ko) | 반도체 소자의 다결정 실리콘 배선 제조방법 | |
US20030073041A1 (en) | Partial photoresist etching | |
KR100955184B1 (ko) | 반도체소자의 제조방법 | |
KR20030058247A (ko) | 패턴 변형을 방지할 수 있는 반도체 소자 제조 방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PA0109 | Patent application |
Patent event code: PA01091R01D Comment text: Patent Application Patent event date: 19960713 |
|
PG1501 | Laying open of application | ||
A201 | Request for examination | ||
PA0201 | Request for examination |
Patent event code: PA02012R01D Patent event date: 20010525 Comment text: Request for Examination of Application Patent event code: PA02011R01I Patent event date: 19960713 Comment text: Patent Application |
|
E902 | Notification of reason for refusal | ||
PE0902 | Notice of grounds for rejection |
Comment text: Notification of reason for refusal Patent event date: 20030513 Patent event code: PE09021S01D |
|
E701 | Decision to grant or registration of patent right | ||
PE0701 | Decision of registration |
Patent event code: PE07011S01D Comment text: Decision to Grant Registration Patent event date: 20040223 |
|
GRNT | Written decision to grant | ||
PR0701 | Registration of establishment |
Comment text: Registration of Establishment Patent event date: 20040522 Patent event code: PR07011E01D |
|
PR1002 | Payment of registration fee |
Payment date: 20040524 End annual number: 3 Start annual number: 1 |
|
PG1601 | Publication of registration | ||
PR1001 | Payment of annual fee |
Payment date: 20070406 Start annual number: 4 End annual number: 4 |
|
PR1001 | Payment of annual fee |
Payment date: 20080407 Start annual number: 5 End annual number: 5 |
|
PR1001 | Payment of annual fee |
Payment date: 20090409 Start annual number: 6 End annual number: 6 |
|
PR1001 | Payment of annual fee |
Payment date: 20100429 Start annual number: 7 End annual number: 7 |
|
PR1001 | Payment of annual fee |
Payment date: 20110428 Start annual number: 8 End annual number: 8 |
|
PR1001 | Payment of annual fee |
Payment date: 20120427 Start annual number: 9 End annual number: 9 |
|
FPAY | Annual fee payment |
Payment date: 20130429 Year of fee payment: 10 |
|
PR1001 | Payment of annual fee |
Payment date: 20130429 Start annual number: 10 End annual number: 10 |
|
FPAY | Annual fee payment |
Payment date: 20140430 Year of fee payment: 11 |
|
PR1001 | Payment of annual fee |
Payment date: 20140430 Start annual number: 11 End annual number: 11 |
|
PR1001 | Payment of annual fee |
Payment date: 20150330 Start annual number: 12 End annual number: 12 |
|
FPAY | Annual fee payment |
Payment date: 20160330 Year of fee payment: 13 |
|
PR1001 | Payment of annual fee |
Payment date: 20160330 Start annual number: 13 End annual number: 13 |
|
EXPY | Expiration of term | ||
PC1801 | Expiration of term |