KR100307603B1 - 저전력데이타처리장치 - Google Patents
저전력데이타처리장치 Download PDFInfo
- Publication number
- KR100307603B1 KR100307603B1 KR1019940032490A KR19940032490A KR100307603B1 KR 100307603 B1 KR100307603 B1 KR 100307603B1 KR 1019940032490 A KR1019940032490 A KR 1019940032490A KR 19940032490 A KR19940032490 A KR 19940032490A KR 100307603 B1 KR100307603 B1 KR 100307603B1
- Authority
- KR
- South Korea
- Prior art keywords
- instruction
- command
- repeat
- group
- buffer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3802—Instruction prefetching
- G06F9/3808—Instruction prefetching for instruction reuse, e.g. trace cache, branch target cache
- G06F9/381—Loop buffering
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/34—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators for rolling or scrolling
- G09G5/343—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators for rolling or scrolling for systems having a character code-mapped display memory
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Executing Machine-Instructions (AREA)
- Advance Control (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Abstract
Description
Claims (6)
- 반복실행되는 명령군을 갖는 명령이 저장된 명령메모리, 상기 명령메모리에서 리드된 명령이 페치되는 명령레지스터, 상기 반복실행되는 명령군의 명령을 저장하는 명령버퍼 및 상기 반복실행되는 명령군의 명령이 상기 명령메모리에서 상기 명령레지스터로 페치될 때, 상기 반복실행되는 명령군의 명령을 상기 명령버퍼로 전송하는 리피트 제어수단을 포함하고, 상기 리피트 제어수단은 상기 반복실행되는 명령군의 명령 수가 소정의 용량을 초과하는 경우, 상기 반복실행되는 명령군중의 상기 소정의 용량을 초과하는 부분의 명령을 상기 명령버퍼로 전송하는 것을 정지하고, 상기 명령버퍼에 저장된 명령의 리드제어에 사용하는 정보를 기억하고, 상기 반복실행되는 명령군의 명령을 실행할 때 상기 리드제어에 사용하는 정보에 따라서 상기 반복실행되는 명령군의 명령중의 상기 명령버퍼에 저장된 명령을 상기 명령버퍼에서 상기 명령레지스터로 페치하는 것을 특징으로 하는 데이타 처리장치.
- 반복실행되어 다중루프루조를 갖는 명령군을 구비하는 명령이 저장된 명령메모리.상기 명령메모리에서 리드된 명령이 페치되는 명령레지스터, 상기 반복실행되어 다중루프구조를 갖는 명령군의 명령을 저장하는 명령버퍼 및 반복실행되어 다중루프구조를 갖는 제1 명령군의 명령이 상기 명령메모리에서 상기 명령레지스터로 페치될 때, 상기 제1 명령군의 명령을 상기 명령버퍼로 전송하는 리피트 제어수단을 포함하고, 상기 리피트 제어수단은 상기 제1 명령군의 명령이 상기 명령버퍼에 저장되어 있을 때 반복실행되는 제2 명령군의 명령이 실행되는 경우에는 상기 제1 명령군의 명령의 리드제어에 사용하는 정보가 세이브되는 스택에리어를 갖고 상기 제2 명령군의 명령을 상기 명령버퍼로 전송하는 수단 및 상기 제2 명령군의 실행후에 상기 스택에리어에 세이브된 리드제어에 사용하는 정보에 따라서 제1 명령군의 명령에 대한 처리를 실행하는 수단을 구비하는 것을 것을 특징으로 하는 데이타 처리장치.
- 제1항에 있어서, 상기 명령버퍼는 CMOS게이트로 이루어지는 것을 것을 특징으로 하는 데이타 처리장치.
- 제1항 또는 제3항에 있어서, 일련의 리피트 대상 명령군의 바로 뒤에 있고 상기 일련의 리피트 대상 명령군의 선두 어드레스로의 소정 회수분의 분기를 지정하는 조건분기명령의 해독을 실행하는 디코더를 마련하고, 상기 디코더가 상기 조건분기명령을 해독한 경우, 상기 리피트제어수단은 상기 일련의 리피트 대상 명령군의 다음의 실행시에 상기 리피트 대상 명령군을 상기 명령버퍼로 전송하는 것을 것을 특징으로 하는 데이타 처리장치.
- 제2항에 있어서, 상기 명령버퍼는 CMOS게이트로 이루어지는 것을 것을 특징으로 하는 데이타 처리장치.
- 제2항 또는 제5항에 있어서, 일련의 리피트 대상 명령군의 바로 뒤에 있고 상기 일련의 리피트 대상 명령군의 선두 어드레스로의 소정 회수분의 분기를 지정하는 조건분기명령의 해독을 실행하는 디코더를 마련하고, 상기 디코더가 상기 조건분기명령을 해독한 경우, 상기 리피트제어수단은 상기 일련의 리피트 대상 명령군의 다음의 실행시에 상기 리피트 대상 명령군을 상기 명령버퍼로 전송하는 것을 것을 특징으로 하는 데이타 처리장치.
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP93-339964 | 1993-12-07 | ||
JP93-311750 | 1993-12-13 | ||
JP5311750A JPH07160585A (ja) | 1993-12-13 | 1993-12-13 | 低電力データ処理装置 |
JP94-095645 | 1994-04-07 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR950020218A KR950020218A (ko) | 1995-07-24 |
KR100307603B1 true KR100307603B1 (ko) | 2001-12-01 |
Family
ID=18021031
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019940032490A Expired - Fee Related KR100307603B1 (ko) | 1993-12-13 | 1994-12-02 | 저전력데이타처리장치 |
Country Status (3)
Country | Link |
---|---|
US (1) | US5579493A (ko) |
JP (1) | JPH07160585A (ko) |
KR (1) | KR100307603B1 (ko) |
Families Citing this family (53)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3520611B2 (ja) * | 1995-07-06 | 2004-04-19 | 株式会社日立製作所 | プロセッサの制御方法 |
JP3618442B2 (ja) * | 1996-02-08 | 2005-02-09 | 株式会社東芝 | マイクロプロセッサのパワーエスティメータ装置 |
EP0805458B1 (en) * | 1996-04-30 | 2001-06-27 | Agilent Technologies, Inc. | An electronic circuit or board tester with compressed data-sequences |
US5887179A (en) * | 1996-06-11 | 1999-03-23 | Motorola, Inc. | System power saving means and method |
US5822602A (en) * | 1996-07-23 | 1998-10-13 | S3 Incorporated | Pipelined processor for executing repeated string instructions by halting dispatch after comparision to pipeline capacity |
US6173410B1 (en) * | 1996-08-21 | 2001-01-09 | Texas Instruments Incorporated | Microprocessor circuits, systems and methods for conditioning information prefetching based on resource burden |
JP3641327B2 (ja) * | 1996-10-18 | 2005-04-20 | 株式会社ルネサステクノロジ | データプロセッサ及びデータ処理システム |
US6029006A (en) * | 1996-12-23 | 2000-02-22 | Motorola, Inc. | Data processor with circuit for regulating instruction throughput while powered and method of operation |
US6505295B1 (en) * | 1997-02-17 | 2003-01-07 | Hitachi, Ltd. | Data processor |
US5941995A (en) * | 1997-05-20 | 1999-08-24 | Hewlett-Packard Company | Reloading state analyzer |
US5828875A (en) * | 1997-05-29 | 1998-10-27 | Telefonaktiebolaget Lm Ericsson | Unroll of instructions in a micro-controller |
JPH10340128A (ja) * | 1997-06-10 | 1998-12-22 | Hitachi Ltd | データ処理装置及び移動体通信端末装置 |
US6401212B1 (en) | 1997-08-21 | 2002-06-04 | Texas Instruments Incorporated | Microprocessor circuits, systems, and methods for conditioning information prefetching based on resource burden |
US7071946B2 (en) * | 1997-12-30 | 2006-07-04 | Micron Technology, Inc. | Accelerated graphics port for a multiple memory controller computer system |
US6157398A (en) | 1997-12-30 | 2000-12-05 | Micron Technology, Inc. | Method of implementing an accelerated graphics port for a multiple memory controller computer system |
US5881260A (en) * | 1998-02-09 | 1999-03-09 | Hewlett-Packard Company | Method and apparatus for sequencing and decoding variable length instructions with an instruction boundary marker within each instruction |
US6125440A (en) * | 1998-05-21 | 2000-09-26 | Tellabs Operations, Inc. | Storing executing instruction sequence for re-execution upon backward branch to reduce power consuming memory fetch |
US6990570B2 (en) * | 1998-10-06 | 2006-01-24 | Texas Instruments Incorporated | Processor with a computer repeat instruction |
US6256683B1 (en) * | 1998-12-23 | 2001-07-03 | Bops, Inc. | Methods and apparatus for providing direct memory access control |
US6230242B1 (en) * | 1999-08-05 | 2001-05-08 | International Business Machines Corporation | Store instruction having vertical memory hierarchy control bits |
US6249911B1 (en) * | 1999-08-05 | 2001-06-19 | International Business Machines Corporation | Optimizing compiler for generating store instructions having memory hierarchy control bits |
US6249843B1 (en) * | 1999-08-05 | 2001-06-19 | International Business Machines Corporation | Store instruction having horizontal memory hierarchy control bits |
US6253286B1 (en) * | 1999-08-05 | 2001-06-26 | International Business Machines Corporation | Apparatus for adjusting a store instruction having memory hierarchy control bits |
US6598155B1 (en) * | 2000-01-31 | 2003-07-22 | Intel Corporation | Method and apparatus for loop buffering digital signal processing instructions |
KR100347865B1 (ko) * | 1999-11-15 | 2002-08-09 | 삼성전자 주식회사 | 어드레스 트레이스를 이용한 분기 예측 방법 |
US6963965B1 (en) | 1999-11-30 | 2005-11-08 | Texas Instruments Incorporated | Instruction-programmable processor with instruction loop cache |
US7302557B1 (en) * | 1999-12-27 | 2007-11-27 | Impact Technologies, Inc. | Method and apparatus for modulo scheduled loop execution in a processor architecture |
ATE366958T1 (de) * | 2000-01-14 | 2007-08-15 | Texas Instruments France | Mikroprozessor mit ermässigtem stromverbrauch |
US6732203B2 (en) * | 2000-01-31 | 2004-05-04 | Intel Corporation | Selectively multiplexing memory coupling global bus data bits to narrower functional unit coupling local bus |
DE10009677A1 (de) * | 2000-02-29 | 2001-09-06 | Infineon Technologies Ag | Programmgesteuerte Einheit |
US7178013B1 (en) * | 2000-06-30 | 2007-02-13 | Cisco Technology, Inc. | Repeat function for processing of repetitive instruction streams |
JP2002073330A (ja) * | 2000-08-28 | 2002-03-12 | Mitsubishi Electric Corp | データ処理装置 |
US6898693B1 (en) * | 2000-11-02 | 2005-05-24 | Intel Corporation | Hardware loops |
TW591378B (en) * | 2001-02-22 | 2004-06-11 | Hitachi Ltd | Memory test method, information recording medium and semiconductor integrated circuit |
US6950929B2 (en) * | 2001-05-24 | 2005-09-27 | Samsung Electronics Co., Ltd. | Loop instruction processing using loop buffer in a data processing device having a coprocessor |
DE10204345A1 (de) * | 2002-02-01 | 2003-08-14 | Systemonic Ag | Verfahren zur Befehlsbearbeitung |
KR100437425B1 (ko) * | 2002-03-08 | 2004-06-25 | 주식회사 레인콤 | 구동 전류를 감소시키기 위한 데이터 처리 장치 및 방법 |
US6986028B2 (en) * | 2002-04-22 | 2006-01-10 | Texas Instruments Incorporated | Repeat block with zero cycle overhead nesting |
US7249248B2 (en) * | 2002-11-25 | 2007-07-24 | Intel Corporation | Method, apparatus, and system for variable increment multi-index looping operations |
US7081897B2 (en) * | 2003-12-24 | 2006-07-25 | Intel Corporation | Unified memory organization for power savings |
US7366885B1 (en) * | 2004-06-02 | 2008-04-29 | Advanced Micro Devices, Inc. | Method for optimizing loop control of microcoded instructions |
US7669042B2 (en) * | 2005-02-17 | 2010-02-23 | Samsung Electronics Co., Ltd. | Pipeline controller for context-based operation reconfigurable instruction set processor |
JP2006309337A (ja) * | 2005-04-26 | 2006-11-09 | Toshiba Corp | プロセッサ及びプロセッサの命令バッファ動作方法 |
US9772851B2 (en) * | 2007-10-25 | 2017-09-26 | International Business Machines Corporation | Retrieving instructions of a single branch, backwards short loop from a local loop buffer or virtual loop buffer |
JP5159258B2 (ja) * | 2007-11-06 | 2013-03-06 | 株式会社東芝 | 演算処理装置 |
WO2012160794A1 (ja) * | 2011-05-20 | 2012-11-29 | 日本電気株式会社 | 演算処理装置、演算処理方法 |
JP5793061B2 (ja) * | 2011-11-02 | 2015-10-14 | ルネサスエレクトロニクス株式会社 | キャッシュメモリ装置、キャッシュ制御方法、およびマイクロプロセッサシステム |
US9280344B2 (en) * | 2012-09-27 | 2016-03-08 | Texas Instruments Incorporated | Repeated execution of instruction with field indicating trigger event, additional instruction, or trigger signal destination |
CN104391563B (zh) * | 2014-10-23 | 2017-05-31 | 中国科学院声学研究所 | 一种寄存器堆的循环缓冲电路及其方法,处理器装置 |
JP6933263B2 (ja) | 2017-11-13 | 2021-09-08 | 日本電気株式会社 | データ処理装置、ループ制御装置、データ処理方法、ループ制御方法およびプログラム |
US10916280B2 (en) * | 2018-03-15 | 2021-02-09 | Dell Products, L.P. | Securely sharing a memory between an embedded controller (EC) and a platform controller hub (PCH) |
GB2580316B (en) | 2018-12-27 | 2021-02-24 | Graphcore Ltd | Instruction cache in a multi-threaded processor |
CN112000370B (zh) | 2020-08-27 | 2022-04-15 | 北京百度网讯科技有限公司 | 循环指令的处理方法、装置、设备和存储介质 |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3593306A (en) * | 1969-07-25 | 1971-07-13 | Bell Telephone Labor Inc | Apparatus for reducing memory fetches in program loops |
US3928857A (en) * | 1973-08-30 | 1975-12-23 | Ibm | Instruction fetch apparatus with combined look-ahead and look-behind capability |
US4626988A (en) * | 1983-03-07 | 1986-12-02 | International Business Machines Corporation | Instruction fetch look-aside buffer with loop mode control |
JP2690921B2 (ja) * | 1987-12-25 | 1997-12-17 | 株式会社日立製作所 | 情報処理装置 |
US5155817A (en) * | 1988-04-01 | 1992-10-13 | Kabushiki Kaisha Toshiba | Microprocessor |
DE69132675T2 (de) * | 1990-04-06 | 2002-06-13 | Nec Corp., Tokio/Tokyo | Parallelfliessband-Befehlsverarbeitungssystem für sehr lange Befehlswörter |
JPH05241827A (ja) * | 1992-02-27 | 1993-09-21 | Nec Ibaraki Ltd | 命令バッファ制御装置 |
US5493667A (en) * | 1993-02-09 | 1996-02-20 | Intel Corporation | Apparatus and method for an instruction cache locking scheme |
JPH06243036A (ja) * | 1993-02-12 | 1994-09-02 | Hitachi Ltd | キャッシュ制御システム |
JP3499252B2 (ja) * | 1993-03-19 | 2004-02-23 | 株式会社ルネサステクノロジ | コンパイル装置及びデータ処理装置 |
-
1993
- 1993-12-13 JP JP5311750A patent/JPH07160585A/ja active Pending
-
1994
- 1994-12-02 KR KR1019940032490A patent/KR100307603B1/ko not_active Expired - Fee Related
- 1994-12-08 US US08/354,166 patent/US5579493A/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JPH07160585A (ja) | 1995-06-23 |
US5579493A (en) | 1996-11-26 |
KR950020218A (ko) | 1995-07-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100307603B1 (ko) | 저전력데이타처리장치 | |
US7814487B2 (en) | System and method of executing program threads in a multi-threaded processor | |
US8868888B2 (en) | System and method of executing instructions in a multi-stage data processing pipeline | |
US7035985B2 (en) | Method and apparatus for accessing a memory core multiple times in a single clock cycle | |
JPH0991136A (ja) | 信号処理装置 | |
KR100266424B1 (ko) | 롬(rom)용량을 저감한 데이타 프로세서 | |
JP2003015868A (ja) | ループバッファを利用したループ命令の処理方法を備えるデータ処理装置。 | |
EP1468367A4 (en) | MULTIFILIENT PROCESSOR WITH EFFICIENT PROCESSING FOR CONVERGENCE DEVICE APPLICATIONS | |
US7020788B2 (en) | Reduced power option | |
JP2005527037A (ja) | 構成可能なプロセッサ | |
JP3248691B2 (ja) | データ処理装置 | |
US7849466B2 (en) | Controlling execution mode of program threads by applying a mask to a control register in a multi-threaded processor | |
US20030005269A1 (en) | Multi-precision barrel shifting | |
JPH1020959A (ja) | 低消費電力マイクロプロセッサ | |
US20020144087A1 (en) | Architecture of method for fetching microprocessor's instructions | |
US7444488B2 (en) | Method and programmable unit for bit field shifting | |
US20050102495A1 (en) | Microcomputer apparatus for executing a given instruction a number of times | |
JP2003122628A (ja) | デジタル信号処理装置、プログラム変換装置、及びデジタル信号処理装置を有する通信システム | |
JP2010055550A (ja) | 情報処理装置および情報処理方法 | |
JPH04305736A (ja) | マイクロプロセッサ | |
JPH05189015A (ja) | プログラマブルコントローラ | |
JP2000305778A (ja) | 命令処理装置 | |
JPH05189014A (ja) | プログラマブルコントローラ | |
JP2001312404A (ja) | データプロセッサ及びデータ処理システム | |
JP2001282530A (ja) | プロセッサおよびパイプライン処理システム |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PA0109 | Patent application |
St.27 status event code: A-0-1-A10-A12-nap-PA0109 |
|
R17-X000 | Change to representative recorded |
St.27 status event code: A-3-3-R10-R17-oth-X000 |
|
PG1501 | Laying open of application |
St.27 status event code: A-1-1-Q10-Q12-nap-PG1501 |
|
R18-X000 | Changes to party contact information recorded |
St.27 status event code: A-3-3-R10-R18-oth-X000 |
|
PN2301 | Change of applicant |
St.27 status event code: A-3-3-R10-R13-asn-PN2301 St.27 status event code: A-3-3-R10-R11-asn-PN2301 |
|
A201 | Request for examination | ||
P11-X000 | Amendment of application requested |
St.27 status event code: A-2-2-P10-P11-nap-X000 |
|
P13-X000 | Application amended |
St.27 status event code: A-2-2-P10-P13-nap-X000 |
|
PA0201 | Request for examination |
St.27 status event code: A-1-2-D10-D11-exm-PA0201 |
|
E701 | Decision to grant or registration of patent right | ||
PE0701 | Decision of registration |
St.27 status event code: A-1-2-D10-D22-exm-PE0701 |
|
GRNT | Written decision to grant | ||
PR0701 | Registration of establishment |
St.27 status event code: A-2-4-F10-F11-exm-PR0701 |
|
PR1002 | Payment of registration fee |
St.27 status event code: A-2-2-U10-U11-oth-PR1002 Fee payment year number: 1 |
|
PG1601 | Publication of registration |
St.27 status event code: A-4-4-Q10-Q13-nap-PG1601 |
|
LAPS | Lapse due to unpaid annual fee | ||
PC1903 | Unpaid annual fee |
St.27 status event code: A-4-4-U10-U13-oth-PC1903 Not in force date: 20040823 Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE |
|
R18-X000 | Changes to party contact information recorded |
St.27 status event code: A-5-5-R10-R18-oth-X000 |
|
PC1903 | Unpaid annual fee |
St.27 status event code: N-4-6-H10-H13-oth-PC1903 Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE Not in force date: 20040823 |
|
P22-X000 | Classification modified |
St.27 status event code: A-4-4-P10-P22-nap-X000 |