JPS6489558A - Dynamic random access memory - Google Patents
Dynamic random access memoryInfo
- Publication number
- JPS6489558A JPS6489558A JP62246968A JP24696887A JPS6489558A JP S6489558 A JPS6489558 A JP S6489558A JP 62246968 A JP62246968 A JP 62246968A JP 24696887 A JP24696887 A JP 24696887A JP S6489558 A JPS6489558 A JP S6489558A
- Authority
- JP
- Japan
- Prior art keywords
- igfet
- random access
- access memory
- fet
- dynamic random
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/63—Vertical IGFETs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
Landscapes
- Dram (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Semiconductor Memories (AREA)
Abstract
PURPOSE:To facilitate manufacture of a high-density memory by employing a cell arrangement in which a write IGFET and a read IGFET are vertically formed along the depth of grooves in a semiconductor substrate. CONSTITUTION:Isolation regions 13A and 13B are formed at the surface of a P<->-silicon substrate 10 by filling SiO2 in grooves 12A and 12B. These isolation regions define a region 14 for device formation between them, in which a memory cell 9 is formed. The memory cell includes a write IGFET (NMOS FET) 1, a data storage capacitor 4, and a PMOS FET 5 for readout. The NMOS FET 1 is formed vertically along a side wall 11A of a groove 11, while the PMOS FET 5 is formed vertically along a side wall 11B of the groove 11.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62246968A JPS6489558A (en) | 1987-09-30 | 1987-09-30 | Dynamic random access memory |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62246968A JPS6489558A (en) | 1987-09-30 | 1987-09-30 | Dynamic random access memory |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6489558A true JPS6489558A (en) | 1989-04-04 |
Family
ID=17156402
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62246968A Pending JPS6489558A (en) | 1987-09-30 | 1987-09-30 | Dynamic random access memory |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6489558A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0601590A3 (en) * | 1992-12-10 | 1997-05-02 | Sony Corp | Semiconductor memory cell. |
-
1987
- 1987-09-30 JP JP62246968A patent/JPS6489558A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0601590A3 (en) * | 1992-12-10 | 1997-05-02 | Sony Corp | Semiconductor memory cell. |
KR100286087B1 (en) * | 1992-12-10 | 2001-04-16 | 이데이 노부유끼 | Semiconductor memory cell |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0175378A3 (en) | Dynamic random access memory (dram) | |
AU580450B2 (en) | High density memory | |
DE3174982D1 (en) | Method of forming integrated mosfet dynamic random access memories | |
EP0473201A3 (en) | Dynamic semiconductor random access memory | |
FR2544537B1 (en) | SEMICONDUCTOR MEMORY DEVICE OF THE DYNAMIC DIRECT OR RANDOM ACCESS (DRAM) TYPE WITH HIGH INTEGRATION DENSITY AND METHOD FOR MANUFACTURING SUCH A DEVICE | |
GB2100542B (en) | Static type semiconductor random access memory sense amplifier | |
GB2024474B (en) | On-chip refresh for dynamic memory | |
EP0356218A3 (en) | Semiconductor memories and methods of manufacturing such memories | |
EP0283964A3 (en) | Dynamic random access memory device having a plurality of improved one-transistor type memory cells | |
GB8301839D0 (en) | Dynamic random access memory | |
GB2138230B (en) | Dynamic random access memory arrangements | |
Lu | Advanced cell structures for dynamic RAMs | |
EP0055799A3 (en) | Non-volatile dynamic random access memory cell | |
EP0331911A3 (en) | Charge amplifying trench memory cell | |
EP0023847A3 (en) | Semiconductor circuit for a dynamic random access memory | |
EP0089720A3 (en) | Single transistor, single capacitor mos random access memory | |
EP0177066A3 (en) | Semiconductor memory device with information storage vertical trench capacitor and method of manufacturing the same | |
GB2079557B (en) | Timing of active pullup for dynamic semiconductor memory | |
JPS57109190A (en) | Semiconductor storage device and its manufacture | |
JPS52138847A (en) | Mos dynamic random access memory | |
JPS6489558A (en) | Dynamic random access memory | |
EP0066429A3 (en) | Semiconductor memory | |
EP0354784A3 (en) | Semiconductor memory device having plural biasing circuits for substrate | |
JPS5782286A (en) | Semiconductor storage device | |
JPS55157194A (en) | Semiconductor memory device |