JPS6482136A - Computer system - Google Patents
Computer systemInfo
- Publication number
- JPS6482136A JPS6482136A JP23958387A JP23958387A JPS6482136A JP S6482136 A JPS6482136 A JP S6482136A JP 23958387 A JP23958387 A JP 23958387A JP 23958387 A JP23958387 A JP 23958387A JP S6482136 A JPS6482136 A JP S6482136A
- Authority
- JP
- Japan
- Prior art keywords
- resources
- mode
- systems
- output
- virtual
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
PURPOSE:To reduce the hardware cost by making plural virtual computer systems share the real resources. CONSTITUTION:An application program is controlled by a virtual multiple processor 4 via either one of virtual computer systems 1-3 and an execution mode is controlled by an execution mode controller 6. In an on-line mode, the resources of the systems 1-3 have the free input/output in response to the real resources 25 and 26 via a resources/real resources correspondence controller 7. In a test mode the resources are limited to the virtual resources 23 and 24 and the input/output is cut off to the resources 25 and 26. In a parallel run-on mode the systems 1-3 themselves have no change from the on-line mode and the resources of the systems 1-3 go to the resources 23 in terms of the output in a parallel run test mode, then go to the resources 25 in terms of the input respectively. Thus the computer system cost is reduced.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP23958387A JPS6482136A (en) | 1987-09-24 | 1987-09-24 | Computer system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP23958387A JPS6482136A (en) | 1987-09-24 | 1987-09-24 | Computer system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6482136A true JPS6482136A (en) | 1989-03-28 |
Family
ID=17046948
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP23958387A Pending JPS6482136A (en) | 1987-09-24 | 1987-09-24 | Computer system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6482136A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0793271A (en) * | 1990-05-16 | 1995-04-07 | Internatl Business Mach Corp <Ibm> | Computer system for adjustment of comit range so as to match work unit |
JPH0793272A (en) * | 1990-05-16 | 1995-04-07 | Internatl Business Mach Corp <Ibm> | Apparatus and method for execution of synchronous-point management of resource |
WO2001082074A1 (en) * | 2000-04-26 | 2001-11-01 | Mitsubishi Denki Kabushiki Kaisha | Computer system and computer-readable record medium |
-
1987
- 1987-09-24 JP JP23958387A patent/JPS6482136A/en active Pending
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0793271A (en) * | 1990-05-16 | 1995-04-07 | Internatl Business Mach Corp <Ibm> | Computer system for adjustment of comit range so as to match work unit |
JPH0793272A (en) * | 1990-05-16 | 1995-04-07 | Internatl Business Mach Corp <Ibm> | Apparatus and method for execution of synchronous-point management of resource |
WO2001082074A1 (en) * | 2000-04-26 | 2001-11-01 | Mitsubishi Denki Kabushiki Kaisha | Computer system and computer-readable record medium |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Lubachevsky | Bounded lag distributed discrete event simulation. | |
AU4922490A (en) | Virtual computer system having improved input/output interrupt control | |
DE69033092D1 (en) | OPERATING SYSTEM DESIGN WITH SEVERAL PROCESSING UNITS | |
EP0389046A3 (en) | Intelligent input/output processor and data processing system | |
CA2086691A1 (en) | Communicating messages between processors and a coupling facility | |
EP0231595A3 (en) | Input/output controller for a data processing system | |
CA2205247A1 (en) | Avionic computer software interpreter | |
EP0359233A3 (en) | Computer system and method for changing operation speed of system bus | |
JPS6482136A (en) | Computer system | |
JPS576947A (en) | Test processing system of on-line process system | |
JPS57103549A (en) | Computer system | |
JPS57141756A (en) | Program processor | |
FR2447577A1 (en) | Multiple processor computer system - adopts initial interconnection structure until re-configured under program control | |
JPS56121168A (en) | Common resource control system of multiple central processing unit system etc | |
JPS6417129A (en) | Control system for input/output interruption of virtual computer | |
Wickens et al. | The processing demands of higher order manual control: Application of additive factors methodology | |
JPS6491261A (en) | Data processing system and access | |
CA2358807A1 (en) | Multiple software-facility component operating system for co-operative processor control within a multiprocessor computer system | |
JPS5453234A (en) | Transmission fault processor controller | |
JPS56140458A (en) | Control system for priority order for common bus use | |
EP0316251A3 (en) | Direct control facility for multiprocessor network | |
JPS57105047A (en) | Interruption processing system of computer measuring control system | |
JPS576958A (en) | Subsystem increase process system for on-line data process system | |
JPS6412326A (en) | Filing control system | |
JPS6438840A (en) | Virtual computer system |