[go: up one dir, main page]

JPS6478338A - Data transfer controller - Google Patents

Data transfer controller

Info

Publication number
JPS6478338A
JPS6478338A JP23548787A JP23548787A JPS6478338A JP S6478338 A JPS6478338 A JP S6478338A JP 23548787 A JP23548787 A JP 23548787A JP 23548787 A JP23548787 A JP 23548787A JP S6478338 A JPS6478338 A JP S6478338A
Authority
JP
Japan
Prior art keywords
data
data transfer
address
register
transfer controller
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP23548787A
Other languages
Japanese (ja)
Other versions
JP3047354B2 (en
Inventor
Kimio Yamamura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Hudson Soft Co Ltd
Original Assignee
Seiko Epson Corp
Hudson Soft Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp, Hudson Soft Co Ltd filed Critical Seiko Epson Corp
Priority to JP62235487A priority Critical patent/JP3047354B2/en
Publication of JPS6478338A publication Critical patent/JPS6478338A/en
Priority to US07/663,058 priority patent/US5226140A/en
Priority to US08/376,663 priority patent/US5566313A/en
Application granted granted Critical
Publication of JP3047354B2 publication Critical patent/JP3047354B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Abstract

PURPOSE:To omit an address setting job and to ensure smooth processing with a data transfer controller by storing data received from a CPU based on a single data transfer instruction. CONSTITUTION:The data received from a CPU are stored based on a single data transfer instruction, i.e., an exclusive instruction. In this case, a register means uses a memory address writing register and a VRAM data writing register. When this register means is set, the data set at the VRAM data writing register is written into an address set at the memory address writing register. A control means stores data in an address which is decided by an immediate transfer instruction. As a result, an address setting job is omitted and the smooth processing is ensured with a data transfer controller.
JP62235487A 1987-09-19 1987-09-19 Data transfer control device Expired - Lifetime JP3047354B2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP62235487A JP3047354B2 (en) 1987-09-19 1987-09-19 Data transfer control device
US07/663,058 US5226140A (en) 1987-09-19 1991-02-27 Apparatus for controlling the transfer of data
US08/376,663 US5566313A (en) 1987-09-19 1995-01-23 Apparatus for controlling the transfer of data

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62235487A JP3047354B2 (en) 1987-09-19 1987-09-19 Data transfer control device

Publications (2)

Publication Number Publication Date
JPS6478338A true JPS6478338A (en) 1989-03-23
JP3047354B2 JP3047354B2 (en) 2000-05-29

Family

ID=16986782

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62235487A Expired - Lifetime JP3047354B2 (en) 1987-09-19 1987-09-19 Data transfer control device

Country Status (1)

Country Link
JP (1) JP3047354B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05100846A (en) * 1991-10-11 1993-04-23 Matsushita Electric Ind Co Ltd Accumulator designation device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05100846A (en) * 1991-10-11 1993-04-23 Matsushita Electric Ind Co Ltd Accumulator designation device

Also Published As

Publication number Publication date
JP3047354B2 (en) 2000-05-29

Similar Documents

Publication Publication Date Title
JPS6436336A (en) Calculator system
JPS5779557A (en) Data processor
JPS57127207A (en) Numerical controlling system
JPS6478338A (en) Data transfer controller
JPS5730170A (en) Buffer memory control system
JPS5744279A (en) Cash memory controller
JPS6474617A (en) Floating-point arithmetic system
JPS5792476A (en) Cash memory controller
JPS6429933A (en) Store buffer controller for buffer storage system
JPS6459559A (en) Dma control system
JPS57105881A (en) Buffer-memory control system
JPS57130278A (en) Storage device
JPS54122039A (en) Electronic computer
JPS54129934A (en) Data access control system
JPS5730179A (en) Buffer memory control system
JPS6429935A (en) Program execution control system
JPS57117054A (en) Data transfer controller of memory
JPS57191758A (en) System for storing test program in main storage
JPS57120284A (en) High-speed buffer memory control system
JPS54152440A (en) Microprogram controller
JPS6441938A (en) Microcomputer developing device
JPS6448164A (en) Processing end interrupt control system
EP0382529A3 (en) Microprocessor having store buffer
JPS55119729A (en) Data processor
JPS648463A (en) Memory management device

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

EXPY Cancellation because of completion of term
FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080324

Year of fee payment: 8