[go: up one dir, main page]

JPS6465954A - Processor for hdlc procedure - Google Patents

Processor for hdlc procedure

Info

Publication number
JPS6465954A
JPS6465954A JP62221935A JP22193587A JPS6465954A JP S6465954 A JPS6465954 A JP S6465954A JP 62221935 A JP62221935 A JP 62221935A JP 22193587 A JP22193587 A JP 22193587A JP S6465954 A JPS6465954 A JP S6465954A
Authority
JP
Japan
Prior art keywords
registers
cpu
values
coded
software
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP62221935A
Other languages
Japanese (ja)
Other versions
JP2564318B2 (en
Inventor
Kenji Kawakita
Tetsuo Takemura
Shinichi Iwaki
Sakae Miki
Hidekazu Suda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Nippon Telegraph and Telephone Corp
Original Assignee
Hitachi Ltd
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd, Nippon Telegraph and Telephone Corp filed Critical Hitachi Ltd
Priority to JP62221935A priority Critical patent/JP2564318B2/en
Publication of JPS6465954A publication Critical patent/JPS6465954A/en
Application granted granted Critical
Publication of JP2564318B2 publication Critical patent/JP2564318B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Communication Control (AREA)

Abstract

PURPOSE:To speed up an HDLC procedure processing by providing a CPU and a memory storing a value which has been coded for absorbing an instantaneous speed difference with a line in an FIFO system. CONSTITUTION:A C field encoder circuit 202 converts discontinuous different frame codes into a continuous code system. Registers 213, 214, 216, 223, 224 and 226 fetch the values of the registers in preceding stages by shift pulses generated by a shift timing generation circuit 250. With the action, the values of the result of dividing and coding the C field of the subsequent reception frame are stored in recording registers 203 and N(R) 204 without overrunning. The CPU attains control without considering the instantaneous speed difference between the speed of software and a frame receiving timing so as to improve a processing capacity and to simplify software with using the coded value.
JP62221935A 1987-09-07 1987-09-07 Communication processing device Expired - Fee Related JP2564318B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62221935A JP2564318B2 (en) 1987-09-07 1987-09-07 Communication processing device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62221935A JP2564318B2 (en) 1987-09-07 1987-09-07 Communication processing device

Publications (2)

Publication Number Publication Date
JPS6465954A true JPS6465954A (en) 1989-03-13
JP2564318B2 JP2564318B2 (en) 1996-12-18

Family

ID=16774464

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62221935A Expired - Fee Related JP2564318B2 (en) 1987-09-07 1987-09-07 Communication processing device

Country Status (1)

Country Link
JP (1) JP2564318B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008101719A (en) * 2006-10-20 2008-05-01 Tokai Rubber Ind Ltd Fluid sealed vibration absorbing device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008101719A (en) * 2006-10-20 2008-05-01 Tokai Rubber Ind Ltd Fluid sealed vibration absorbing device

Also Published As

Publication number Publication date
JP2564318B2 (en) 1996-12-18

Similar Documents

Publication Publication Date Title
JPS6433673A (en) Execution of viterbi algorithm by parallel computation processing structure
JPS545637A (en) Communication control unit
JPS6465954A (en) Processor for hdlc procedure
JPS5353205A (en) Decoder of error correcting code data
JPS5381222A (en) Digital signal transmitting system
JPS5537663A (en) Start system of option hardware
JPS53136450A (en) Variable-length coding system
JPS542640A (en) Allocating circuit for microprogram address
JPS5351918A (en) Time code fetch unit
JPS5340242A (en) Information processing unit
JPS5725042A (en) Microprocessor
JPS52114258A (en) Decoder device
JPS52131411A (en) Decoding and record control system for picture signal
JPS52131446A (en) Digital conversion device for average value of cyclic fluctuation sign al
JPS53110433A (en) Memory unit
JPS5369562A (en) System for error correction and processing
JPS543983A (en) Method of checking mechanical vibration
JPS5380144A (en) Data transmission control system
JPS51124339A (en) Circuit control system
JPS6449429A (en) Runlength code receiver
JPS537155A (en) Code data row processing system
JPS53947A (en) 1 bit error correction circuit by hamming code
JPS6420748A (en) Timing uncertainly eliminating method for punctured code
JPS55140954A (en) Block error correcting device
JPS5452446A (en) Coding-processing system for pattern

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees