[go: up one dir, main page]

JPS6459434A - Input/output control system for virtual computer - Google Patents

Input/output control system for virtual computer

Info

Publication number
JPS6459434A
JPS6459434A JP62216170A JP21617087A JPS6459434A JP S6459434 A JPS6459434 A JP S6459434A JP 62216170 A JP62216170 A JP 62216170A JP 21617087 A JP21617087 A JP 21617087A JP S6459434 A JPS6459434 A JP S6459434A
Authority
JP
Japan
Prior art keywords
input
output
guest
instruction
output instruction
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP62216170A
Other languages
Japanese (ja)
Inventor
Motokazu Kato
Hiroaki Otsuka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP62216170A priority Critical patent/JPS6459434A/en
Publication of JPS6459434A publication Critical patent/JPS6459434A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G06F9/4843—Task transfer initiation or dispatching by program, e.g. task dispatcher, supervisor, operating system

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)

Abstract

PURPOSE:To efficiently execute instructions by providing each subchannel with an information block having an input/output instruction direct execution flag, which indicates whether the subchannel is monopolized by a guest or not, and a guest identifier which indicates the monopolizing guest. CONSTITUTION:When an input/output instruction is issued from one of guests 1-3, an input/output instruction processing mechanism 120 checks one of information blocks 11-13 which is related to the subchannel designated by the input/output instruction. If an input/output direct instruction execution flag DIOF of this information block indicates monopolization and a guest identifier GID coincides with the identifier of the guest of the instruction issue source, the guest of the instruction issue source is caused to directly execute the input/ output issue source is caused to directly execute the input/output instruction. If the input/output instruction direct execution flag DIOF of the information block does not indicate monopolization, processing to take out the indicate monopolization, processing to take out the input/output instruction to a host 10 is performed. Thus, input/output instructions and TPI instructions which guests issue are efficiently executed to reduce the overhead.
JP62216170A 1987-08-29 1987-08-29 Input/output control system for virtual computer Pending JPS6459434A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62216170A JPS6459434A (en) 1987-08-29 1987-08-29 Input/output control system for virtual computer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62216170A JPS6459434A (en) 1987-08-29 1987-08-29 Input/output control system for virtual computer

Publications (1)

Publication Number Publication Date
JPS6459434A true JPS6459434A (en) 1989-03-07

Family

ID=16684383

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62216170A Pending JPS6459434A (en) 1987-08-29 1987-08-29 Input/output control system for virtual computer

Country Status (1)

Country Link
JP (1) JPS6459434A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2020505668A (en) * 2017-01-19 2020-02-20 インターナショナル・ビジネス・マシーンズ・コーポレーションＩｎｔｅｒｎａｔｉｏｎａｌ Ｂｕｓｉｎｅｓｓ Ｍａｃｈｉｎｅｓ Ｃｏｒｐｏｒａｔｉｏｎ Pending external interrupt test instruction

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60142429A (en) * 1983-12-28 1985-07-27 Hitachi Ltd Method and apparatus for executing input/output of virtual computer system

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60142429A (en) * 1983-12-28 1985-07-27 Hitachi Ltd Method and apparatus for executing input/output of virtual computer system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2020505668A (en) * 2017-01-19 2020-02-20 インターナショナル・ビジネス・マシーンズ・コーポレーションＩｎｔｅｒｎａｔｉｏｎａｌ Ｂｕｓｉｎｅｓｓ Ｍａｃｈｉｎｅｓ Ｃｏｒｐｏｒａｔｉｏｎ Pending external interrupt test instruction

Similar Documents

Publication Publication Date Title
AU585076B2 (en) Interrupt handling in a multiprocessor computing system
JPS55112651A (en) Virtual computer system
AU5801294A (en) An apparatus for executing a plurality of program segments having different object code types in a single program or processor environment
ATE85713T1 (en) DIGITAL PROCESSOR CONTROL.
EP0287295A3 (en) Multiple i/o bus virtual broadcast of programmed i/o instructions
JPS5729153A (en) Control system for instruction processing order
JPS6459434A (en) Input/output control system for virtual computer
MY116719A (en) Using intelligent bridges with pico-code to improve interrupt response
JPS54107647A (en) Data processor
JPS5271147A (en) Common panel control system for data processing unit
JPS5635254A (en) Processor back-up system
JPS5696337A (en) Resource control system
JPS6474632A (en) Control transfer system for virtual computer
JPS56135266A (en) Data processing system
JPS53112625A (en) Bus occupation control system
JPS5478646A (en) Multi-processor system
JPS57109022A (en) Control system for common signal bus
JPS6417129A (en) Control system for input/output interruption of virtual computer
JPS5234643A (en) Multi-processing system by micro-computer
JPS6410340A (en) Virtual computer system
JPS5717058A (en) Control system of microprogram
JPS5465452A (en) Data process system containing false input/output device region
EP0278263A3 (en) Multiple bus dma controller
JPS54148335A (en) Buffer control system
JPS6159540A (en) Dispatching processing system