[go: up one dir, main page]

JPS6452293A - Memory built-in semiconductor integrated circuit - Google Patents

Memory built-in semiconductor integrated circuit

Info

Publication number
JPS6452293A
JPS6452293A JP62208094A JP20809487A JPS6452293A JP S6452293 A JPS6452293 A JP S6452293A JP 62208094 A JP62208094 A JP 62208094A JP 20809487 A JP20809487 A JP 20809487A JP S6452293 A JPS6452293 A JP S6452293A
Authority
JP
Japan
Prior art keywords
rom
refreshing
cycle
capacity
enlargement
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP62208094A
Other languages
Japanese (ja)
Inventor
Yutaka Shinpo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP62208094A priority Critical patent/JPS6452293A/en
Publication of JPS6452293A publication Critical patent/JPS6452293A/en
Pending legal-status Critical Current

Links

Landscapes

  • Semiconductor Memories (AREA)
  • Non-Volatile Memory (AREA)
  • Dram (AREA)
  • Semiconductor Integrated Circuits (AREA)

Abstract

PURPOSE:To decrease the energy consumption of a single chip microcomputer for an IC card and to attain the enlargement of capacity by integrating a P-ROM with small capacity and a dynamic RAM and refreshing control circuit with large capacity on the same chip, and refreshing them based on the refreshing cycle stored in the ROM. CONSTITUTION:A ROM 8 storing an action program, electrically erasable P-ROM 10 to store the information of a personal identification code, etc., a dynamic RAM 11 and a refreshing control circuit 20 are provided on the same chip. The allowable refreshing cycle of a RAM 11 is measured by a probe inspection, and the measured value is written to the register in the P-ROM 10. Thus, the refreshment is executed with the optimum cycle for every microcomputer. For this reason, the energy consumption at the time of a standby is suppressed to a minimum, and the enlargement is attained.
JP62208094A 1987-08-24 1987-08-24 Memory built-in semiconductor integrated circuit Pending JPS6452293A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62208094A JPS6452293A (en) 1987-08-24 1987-08-24 Memory built-in semiconductor integrated circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62208094A JPS6452293A (en) 1987-08-24 1987-08-24 Memory built-in semiconductor integrated circuit

Publications (1)

Publication Number Publication Date
JPS6452293A true JPS6452293A (en) 1989-02-28

Family

ID=16550536

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62208094A Pending JPS6452293A (en) 1987-08-24 1987-08-24 Memory built-in semiconductor integrated circuit

Country Status (1)

Country Link
JP (1) JPS6452293A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03209691A (en) * 1989-12-13 1991-09-12 Internatl Business Mach Corp <Ibm> Method of giving reproducing pulse to data processing circuit, bit encode data memory device and memory array of memory card
WO1996028825A1 (en) * 1995-03-15 1996-09-19 Hitachi, Ltd. Semiconductor memory

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03209691A (en) * 1989-12-13 1991-09-12 Internatl Business Mach Corp <Ibm> Method of giving reproducing pulse to data processing circuit, bit encode data memory device and memory array of memory card
WO1996028825A1 (en) * 1995-03-15 1996-09-19 Hitachi, Ltd. Semiconductor memory

Similar Documents

Publication Publication Date Title
ATE77891T1 (en) PIN CHECK TIME DETERMINATION MEANS COMPREHENSIVE SMART CARD IDENTIFICATION SYSTEM.
TW355797B (en) Built-in self-test for logic circuitry at memory array output
EP0330404A3 (en) Integrated circuit cards
EP0402759A3 (en) Portable electronic device having versatile program storage
RU98118928A (en) CARD WITH INTEGRATED MICROPROCESSOR
WO1996038814A3 (en) Chip-card
EP0157147A3 (en) Stacked double density memory module using industry standard memory chips
JPH0255355U (en)
DE60114049D1 (en) READER FOR A PASSIVE MATRIX MEMORY AND ASSOCIATED READING PROCEDURE
WO2001077695A3 (en) Electronic meter having random access memory with passive nonvolatility
RU2000123786A (en) DATA CARRIER AS FOR CONTACTLESS, AND FOR CONTACT OPERATION MODE
JPS57111893A (en) Relieving system of defective memory
JPS6452293A (en) Memory built-in semiconductor integrated circuit
IE893833L (en) Integrated circuit with a memory
JPS6486268A (en) Day-nursery managing system utilizing card
TW329012B (en) Semiconductor Memory Device
JPS6465633A (en) Microprogram controller
JPS55125662A (en) Semiconductor integrated circuit
JPS5613585A (en) Semiconductor memory circuit
KR950020310A (en) Integrated Circuit Card
JPS6479817A (en) Ic card
JPS62154968U (en)
JPS52101932A (en) Semiconductor storage device
JPS6448287U (en)
JPS5712497A (en) Integrated circuit device for memory