[go: up one dir, main page]

JPS6436358A - Reception arbitration control system - Google Patents

Reception arbitration control system

Info

Publication number
JPS6436358A
JPS6436358A JP62193270A JP19327087A JPS6436358A JP S6436358 A JPS6436358 A JP S6436358A JP 62193270 A JP62193270 A JP 62193270A JP 19327087 A JP19327087 A JP 19327087A JP S6436358 A JPS6436358 A JP S6436358A
Authority
JP
Japan
Prior art keywords
data
input
reception
output device
list
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP62193270A
Other languages
Japanese (ja)
Inventor
Makoto Honda
Koichi Tabata
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
PFU Ltd
Original Assignee
PFU Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by PFU Ltd filed Critical PFU Ltd
Priority to JP62193270A priority Critical patent/JPS6436358A/en
Publication of JPS6436358A publication Critical patent/JPS6436358A/en
Pending legal-status Critical Current

Links

Landscapes

  • Computer And Data Communications (AREA)

Abstract

PURPOSE:To successively enable data in an input/output device to be received and furthermore to set the order of a reception data processing at every input/ output device, by registering reception data in a list transiently in the reception data processing. CONSTITUTION:A reception part 6 registers the data from the input/output devices A-C in the list 7. A data processing part 5A processes the data from the input/output device A, and a data processing part B processes the data from the input/output device B, and a data processing part 5C processes the data from the input/output device C. The reception part 6, in case of receiving the data, registers the reception data in the list 7 according to the order attached on the input/output devices A-C. An information processing part 8 takes out the reception data from the list 7 so that the data having higher priority can be processed preferentially at an appropriate timing, and makes corresponding data processing parts 5A-5C process the taken out data. In such a way, it is possible to receive the data successively, and to process the reception data according to the priority order attached on the input/output device.
JP62193270A 1987-07-31 1987-07-31 Reception arbitration control system Pending JPS6436358A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62193270A JPS6436358A (en) 1987-07-31 1987-07-31 Reception arbitration control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62193270A JPS6436358A (en) 1987-07-31 1987-07-31 Reception arbitration control system

Publications (1)

Publication Number Publication Date
JPS6436358A true JPS6436358A (en) 1989-02-07

Family

ID=16305145

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62193270A Pending JPS6436358A (en) 1987-07-31 1987-07-31 Reception arbitration control system

Country Status (1)

Country Link
JP (1) JPS6436358A (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61221832A (en) * 1985-03-19 1986-10-02 Fujitsu Ltd Processing selection method
JPS6242238A (en) * 1985-08-19 1987-02-24 Nec Corp Storage device for queue

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61221832A (en) * 1985-03-19 1986-10-02 Fujitsu Ltd Processing selection method
JPS6242238A (en) * 1985-08-19 1987-02-24 Nec Corp Storage device for queue

Similar Documents

Publication Publication Date Title
IL142675A0 (en) Program product and data processing system
EP0150449A3 (en) Data processing device
CA2019299A1 (en) Multiprocessor system with multiple instruction sources
EP0378415A3 (en) Multiple instruction dispatch mechanism
JPS6444509A (en) High speed input/output module and plc device
JPS57182257A (en) Data interchange system of data processing system
JPS5636702A (en) Terminal control system of sequence controller
JPS6436358A (en) Reception arbitration control system
JPS6468838A (en) Level processing information processor
EP0230721A3 (en) Multiprocessor control system
JPS56135266A (en) Data processing system
JPS6428735A (en) Interruption control system
JPS5710874A (en) Instruction control device
JPS5587220A (en) Interface controller
JPS57105047A (en) Interruption processing system of computer measuring control system
JPS56135263A (en) Real-time signal processor on multiprocessor system
JPS54145447A (en) Input-output control system
JPS6457354A (en) Method and apparatus for data transfer hand shake pipeline
JPS6468755A (en) Color electronic plate making system
JPS5723114A (en) Digital data display device
JPS6450169A (en) Data processing method
JPS6486242A (en) Instruction fetching control circuit for electronic computer
JPS6415827A (en) Program compiling method
JPS6474616A (en) Processor
JPS56153421A (en) Information processor