[go: up one dir, main page]

JPS6432368A - Information transfer device - Google Patents

Information transfer device

Info

Publication number
JPS6432368A
JPS6432368A JP18778887A JP18778887A JPS6432368A JP S6432368 A JPS6432368 A JP S6432368A JP 18778887 A JP18778887 A JP 18778887A JP 18778887 A JP18778887 A JP 18778887A JP S6432368 A JPS6432368 A JP S6432368A
Authority
JP
Japan
Prior art keywords
data
swapping
rearranged
switch
selection
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP18778887A
Other languages
Japanese (ja)
Inventor
Hideyuki Iino
Hidenori Hida
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Fujitsu Microcomputer Systems Ltd
Original Assignee
Fujitsu Ltd
Fujitsu Microcomputer Systems Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd, Fujitsu Microcomputer Systems Ltd filed Critical Fujitsu Ltd
Priority to JP18778887A priority Critical patent/JPS6432368A/en
Publication of JPS6432368A publication Critical patent/JPS6432368A/en
Pending legal-status Critical Current

Links

Landscapes

  • Bus Control (AREA)

Abstract

PURPOSE:To realize the rearrangement of plural types of data by using 1st and 2nd data swapping devices and selecting plural swapping selection signals which are supplied to those swapping devices. CONSTITUTION:When the input/output changeover switches 4 and 5 are switched to the input side, the data are read out of an external device 1 and inputted to a swapping device 2 via the switch 4. The data of 32 bits, for example, are rearranged every 8 bits by the device 2 with selection of a prescribed swapping selection signal. These rearranged data are fetched by an internal temporary register 3 via the switch 5. Then the switches 4 and 5 are switched to the output side and the data fetched by the register 3 are inputted to the device 2 via the switch 5. Furthermore these data are rearranged again when the prescribed swapping selection signal is selected by the device 2 and then the rearranged data are written into the device 1 via the switch 4. In such a way, plural types of data can be rearranged.
JP18778887A 1987-07-29 1987-07-29 Information transfer device Pending JPS6432368A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP18778887A JPS6432368A (en) 1987-07-29 1987-07-29 Information transfer device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP18778887A JPS6432368A (en) 1987-07-29 1987-07-29 Information transfer device

Publications (1)

Publication Number Publication Date
JPS6432368A true JPS6432368A (en) 1989-02-02

Family

ID=16212235

Family Applications (1)

Application Number Title Priority Date Filing Date
JP18778887A Pending JPS6432368A (en) 1987-07-29 1987-07-29 Information transfer device

Country Status (1)

Country Link
JP (1) JPS6432368A (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59123936A (en) * 1982-12-29 1984-07-17 Fujitsu Ltd Movement control system

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59123936A (en) * 1982-12-29 1984-07-17 Fujitsu Ltd Movement control system

Similar Documents

Publication Publication Date Title
EP0323578A3 (en) Crosspoint switching array
EP0267612A3 (en) Timer/counter using a register block
KR960700476A (en) ARCHITECTURE OF OUTPUT SWITCHING CIRCUITRY FOR FRAME BUFFER
GB2234833B (en) Pipelined register write buffer
KR890008836A (en) Memory device
CA2010966A1 (en) Apparatus for rapidly clearing the output display of a computer system
JPS6432368A (en) Information transfer device
AU1680588A (en) Communication switching element
EP0595318A3 (en) Buffer circuit for input signal having amplitude smaller than power voltage.
EP0257490A3 (en) Keyboard input unit for a data processing facility
EP0298747A3 (en) Register
EP0366976A3 (en) Transformation circuit
JPS5781785A (en) Equipment for making hard copy from crt picture
JPS5694428A (en) State change recording method
JPS6480175A (en) Image pickup device
GR862299B (en) Switch arrangement for transmitting data signs between control arrangements connected by ring main systems
JPS57209569A (en) Memory access device in vector processor system
EP0507241A3 (en) Cash register capable of switching operation mode
JPS6433624A (en) Buffer memory
GB8825406D0 (en) Data input device provided with multiple keys
JPS6442744A (en) Microprocessor
JPS52142925A (en) Key input system
JPS6444663A (en) Telephone system
JPS6429926A (en) Fifo circuit
JPS6418850A (en) Program switching system