[go: up one dir, main page]

JPS6426938A - Test system for ras circuit - Google Patents

Test system for ras circuit

Info

Publication number
JPS6426938A
JPS6426938A JP62183846A JP18384687A JPS6426938A JP S6426938 A JPS6426938 A JP S6426938A JP 62183846 A JP62183846 A JP 62183846A JP 18384687 A JP18384687 A JP 18384687A JP S6426938 A JPS6426938 A JP S6426938A
Authority
JP
Japan
Prior art keywords
parity
ecc
circuit
error
transmits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP62183846A
Other languages
Japanese (ja)
Inventor
Tsuneyasu Inukai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP62183846A priority Critical patent/JPS6426938A/en
Publication of JPS6426938A publication Critical patent/JPS6426938A/en
Pending legal-status Critical Current

Links

Landscapes

  • Detection And Correction Of Errors (AREA)

Abstract

PURPOSE:To perform the test of a parity/ECC check function in a simple constitution by using a circuit which adds the error parity/ECC bits in accordance with the given addresses. CONSTITUTION:An address decoder 1 decides the addresses and transmits a real memory selection signal in case a CPU 7 gives an access to a program data area. While the decoder 1 transmits a test memory selection signal after decoding the addresses in case the CPU 7 gives an access to a test memory area. A parity addition/ECC circuit 2 delivers the error parity/ECC data based on the test memory selection signal received from the decoder 1. A parity/ECC check circuit 6 applies the parity check and the ECC check to the data including the parity/ECC data read out of a memory unit. Then the circuit 6 transmits an error signal when it detects an error.
JP62183846A 1987-07-23 1987-07-23 Test system for ras circuit Pending JPS6426938A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62183846A JPS6426938A (en) 1987-07-23 1987-07-23 Test system for ras circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62183846A JPS6426938A (en) 1987-07-23 1987-07-23 Test system for ras circuit

Publications (1)

Publication Number Publication Date
JPS6426938A true JPS6426938A (en) 1989-01-30

Family

ID=16142860

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62183846A Pending JPS6426938A (en) 1987-07-23 1987-07-23 Test system for ras circuit

Country Status (1)

Country Link
JP (1) JPS6426938A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0474340U (en) * 1990-11-13 1992-06-29

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5294744A (en) * 1976-02-04 1977-08-09 Hitachi Ltd Diagnosis system for error detection and correction circuits
JPS57146349A (en) * 1981-03-05 1982-09-09 Usac Electronics Ind Co Ltd Discriminating method of performance of check circuit
JPS6284342A (en) * 1985-10-08 1987-04-17 Mitsubishi Electric Corp Computer

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5294744A (en) * 1976-02-04 1977-08-09 Hitachi Ltd Diagnosis system for error detection and correction circuits
JPS57146349A (en) * 1981-03-05 1982-09-09 Usac Electronics Ind Co Ltd Discriminating method of performance of check circuit
JPS6284342A (en) * 1985-10-08 1987-04-17 Mitsubishi Electric Corp Computer

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0474340U (en) * 1990-11-13 1992-06-29

Similar Documents

Publication Publication Date Title
FR2381356B1 (en) IMPROVED ERROR DETECTION AND CORRECTION CAPACITY FOR MEMORY SYSTEM
DK526784D0 (en) TROUBLESHOOTING DEVICE AT A DATA STORAGE UNIT
DE69019822D1 (en) Method and device for checking the content and address of a memory device.
JPS55105897A (en) Memory device
KR840007190A (en) Single Bit Error Handling System of Buffer Memory
JPS6426938A (en) Test system for ras circuit
JPS623520B2 (en)
JPS55160399A (en) Error display unit
JPS5622291A (en) Bit error correction method for memory
JPS5452936A (en) Memroy processor
JPS55101199A (en) Memory refresh unit
JPS57167200A (en) Memory backup circuit
JPS5736500A (en) Memory check system
JPS57133598A (en) System for write control of erroneous operation address
JPS5792498A (en) Error detecting circuit of read-only memory system
JPS57100694A (en) Storage device
JPS5746400A (en) Memory device
JPS5617442A (en) Parity error processing system
JP3106448B2 (en) Processor unit
JPS5785145A (en) Address detection system
JPS55157043A (en) Information processor
JPS5542343A (en) Control system for memory unit
JPS57146349A (en) Discriminating method of performance of check circuit
JPS5727342A (en) Error checking system for error detecting correcting circuit
JPS52147028A (en) Error detection unit for memory