JPS6422050A - Method for filling groove - Google Patents
Method for filling grooveInfo
- Publication number
- JPS6422050A JPS6422050A JP17948187A JP17948187A JPS6422050A JP S6422050 A JPS6422050 A JP S6422050A JP 17948187 A JP17948187 A JP 17948187A JP 17948187 A JP17948187 A JP 17948187A JP S6422050 A JPS6422050 A JP S6422050A
- Authority
- JP
- Japan
- Prior art keywords
- groove
- oxide film
- film
- polysilicon
- deposited
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Local Oxidation Of Silicon (AREA)
- Drying Of Semiconductors (AREA)
- Weting (AREA)
Abstract
PURPOSE:To preclude the occurrence of recesses or slits by burying the groove with an insulating film and a semiconductor thin film, and greatly reducing the step of the groove utilizing the difference in the etching characteristics of the insulating film and the semiconductor thin film, thereby easily enabling planarization. CONSTITUTION:After anisotropically etching a groove of a pattern in a silicon substrate 1, a silicon oxide film 2 is deposited by an LPCVD method. Then, polysilicon 3 is deposited by the LPCVD method to completely fill the groove. Next, the polysilicon 3 is wholly etched to dig the polysilicon 3 surface in the groove about 0.1mum from the silicon substrate 1 surface. Then, the oxide film 2 is anisotropically etched to leave on the side wall part. At this time, the edge of the oxide film 2 is rounded off. Further, an oxide film 4 is deposited by the LPCVD method. At this time, since the groove is filled with the oxide film having uniform film qualities, no recesses or slits occur at the time of etching back.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP17948187A JPS6422050A (en) | 1987-07-17 | 1987-07-17 | Method for filling groove |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP17948187A JPS6422050A (en) | 1987-07-17 | 1987-07-17 | Method for filling groove |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6422050A true JPS6422050A (en) | 1989-01-25 |
Family
ID=16066591
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP17948187A Pending JPS6422050A (en) | 1987-07-17 | 1987-07-17 | Method for filling groove |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6422050A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2001029282A3 (en) * | 1999-10-20 | 2001-11-22 | Cvd Systems Inc | Fluid processing system |
US6802397B1 (en) * | 1997-03-13 | 2004-10-12 | Automotive Products Italia (Sv) Spa | Automatic cable latching device for drum brake levers |
-
1987
- 1987-07-17 JP JP17948187A patent/JPS6422050A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6802397B1 (en) * | 1997-03-13 | 2004-10-12 | Automotive Products Italia (Sv) Spa | Automatic cable latching device for drum brake levers |
WO2001029282A3 (en) * | 1999-10-20 | 2001-11-22 | Cvd Systems Inc | Fluid processing system |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0316612A3 (en) | Method of manufacturing a semiconductor device with a recess filled with wiring material | |
EP0236123A3 (en) | A semiconductor device and method for preparing the same | |
EP0335459A3 (en) | Electrical connections for electronic devices | |
EP0316550A3 (en) | Trench isolation means and method | |
EP0895283A3 (en) | Method of forming multi-level coplanar metal/insulator films using dual damascene with sacreficial flowable oxide | |
WO2002043111A3 (en) | Method for forming and filling isolation trenches | |
JPS6459941A (en) | Method of forming conductive stud | |
WO1987003139A3 (en) | Process for trench oxide isolation of integrated devices | |
EP0195970A3 (en) | Method for passivating an undercut in semiconductor device preparation | |
EP0177105A3 (en) | Method for providing a semiconductor device with planarized contacts | |
JPS6451650A (en) | Method of forming dish region in highn density cmos circuit | |
JPS54589A (en) | Burying method of insulator | |
GB2207281A (en) | Providing refilled trenches | |
JPS6422050A (en) | Method for filling groove | |
KR970013204A (en) | Trench Formation Method Using Spacer | |
JPS6450439A (en) | Manufacture of semiconductor device | |
JPS61166041A (en) | Dielectric isolation method | |
EP0155698A3 (en) | A method for manufacturing a semiconductor integrated circuit device provided with an improved isolation structure | |
JPS6457641A (en) | Manufacture of semiconductor device | |
JPS6428962A (en) | Semiconductor device and manufacture thereof | |
JPS5512735A (en) | Semiconductor device | |
JP2517751B2 (en) | Method for manufacturing semiconductor device | |
JPS57157540A (en) | Semiconductor device | |
JPS57100733A (en) | Etching method for semiconductor substrate | |
JPS6421940A (en) | Manufacture of semiconductor device |