JPS6420632A - Conductive substrate - Google Patents
Conductive substrateInfo
- Publication number
- JPS6420632A JPS6420632A JP17685387A JP17685387A JPS6420632A JP S6420632 A JPS6420632 A JP S6420632A JP 17685387 A JP17685387 A JP 17685387A JP 17685387 A JP17685387 A JP 17685387A JP S6420632 A JPS6420632 A JP S6420632A
- Authority
- JP
- Japan
- Prior art keywords
- layer
- chip
- swelling
- cracking
- package
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
Landscapes
- Non-Insulated Conductors (AREA)
- Electric Connection Of Electric Components To Printed Circuits (AREA)
- Wire Bonding (AREA)
Abstract
PURPOSE:To improve connecting operability in an electric connection of various types of packages, etc., and to prevent the package from swelling or cracking by laminating a conductive metal layer, a low melting point metal material layer on an insulating substrate. CONSTITUTION:A copper layer 3a of conductive metal is provided by vacuum vapor on an insulating substrate 1, and an indium layer 3a of low melting point metal material is laminated by vacuum depositing in response to a conductor pattern on a layer 2. When an IC chip 4 or the like is placed on the layer 3a, heated to approx. 160 deg.C, and then cooled, the chip 4 is electrically and mechanically rigidly connected to the substrate 1 through the aluminum electrode 4a of the chip 4 and a conductor pattern. With this configuration, connecting operability in the electric connection of various packages is enhanced, and it can prevent the package from swelling or cracking.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP17685387A JPS6420632A (en) | 1987-07-15 | 1987-07-15 | Conductive substrate |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP17685387A JPS6420632A (en) | 1987-07-15 | 1987-07-15 | Conductive substrate |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6420632A true JPS6420632A (en) | 1989-01-24 |
Family
ID=16020975
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP17685387A Pending JPS6420632A (en) | 1987-07-15 | 1987-07-15 | Conductive substrate |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6420632A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07226416A (en) * | 1994-01-31 | 1995-08-22 | Internatl Business Mach Corp <Ibm> | Semiconductor chip package and its preparation |
JPH09129669A (en) * | 1995-10-19 | 1997-05-16 | Lg Semicon Co Ltd | Electric connection structure between semiconductor chip and substrate |
-
1987
- 1987-07-15 JP JP17685387A patent/JPS6420632A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07226416A (en) * | 1994-01-31 | 1995-08-22 | Internatl Business Mach Corp <Ibm> | Semiconductor chip package and its preparation |
JPH09129669A (en) * | 1995-10-19 | 1997-05-16 | Lg Semicon Co Ltd | Electric connection structure between semiconductor chip and substrate |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
FR2800865B1 (en) | PYROTECHNIC INITIATOR WITH PHOTOGRAVE FILAMENT PROTECTED AGAINST ELECTROSTATIC DISCHARGES | |
JPS6437032A (en) | Bendable lead frame assembly of integrated circuit and integrated circuit package | |
MY115175A (en) | Semiconductor chip package with enhanced thermal conductivity | |
JPS6450443A (en) | Semiconductor device | |
AU2002230453A1 (en) | Interference mitigation through conductive thermoplastic composite materials | |
DE3783526D1 (en) | ELECTRIC COMPONENT. | |
EP0330372A3 (en) | Hybrid ic with heat sink | |
MY133863A (en) | Passive component integrated circuit chip | |
EP1100096A4 (en) | Electronic device and manufacture thereof | |
GB1152809A (en) | Electric Circuit Assembly | |
JPS6420632A (en) | Conductive substrate | |
JPS6425732A (en) | Electric power semiconductor device module and manufacture | |
JPS55158649A (en) | Manufacture of electrode wiring | |
HK103693A (en) | Integrated circuit with an electroconductive flat element | |
US4164811A (en) | Process for making a semiconductor component with electrical contacts | |
JPS6489350A (en) | Package for containing semiconductor element | |
JPS5536915A (en) | Electronic circuit and its manufacturing | |
JPS5567158A (en) | Inductor device of hybrid integrated circuit | |
JPS5884412A (en) | Laminated inductor | |
JPS6489389A (en) | Manufacture of flexible printed wiring board | |
JPS6432655A (en) | Substrate for loading semiconductor element | |
JPS6432127A (en) | Support for infrared detecting element | |
EP0366338A3 (en) | A substrate for an electrical circuit system and a circuit system using that substrate | |
JPS5571053A (en) | Circuit device | |
JPS57166048A (en) | Semiconductor integrated circuit |