[go: up one dir, main page]

JPS6356826U - - Google Patents

Info

Publication number
JPS6356826U
JPS6356826U JP1986149682U JP14968286U JPS6356826U JP S6356826 U JPS6356826 U JP S6356826U JP 1986149682 U JP1986149682 U JP 1986149682U JP 14968286 U JP14968286 U JP 14968286U JP S6356826 U JPS6356826 U JP S6356826U
Authority
JP
Japan
Prior art keywords
input terminal
reference level
comparison reference
changing
given
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1986149682U
Other languages
English (en)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1986149682U priority Critical patent/JPS6356826U/ja
Publication of JPS6356826U publication Critical patent/JPS6356826U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Pulse Circuits (AREA)
  • Manipulation Of Pulses (AREA)

Description

【図面の簡単な説明】
第１図は本考案の一実施例を示す回路図、第２
図は第１図の動作を説明するためのタイミングチ
ヤート、第３図は本考案のための実施例を示す回
路図、第４図は従来の遅延回路の一例を示す回路
図、第５図は第４図の動作を説明するための波形
図である。 ７，９，１０……デジタルコンパレータ、８，
１１……Ｄ／Ａ変換器。

Claims (1)

    【実用新案登録請求の範囲】
  1. デジタルコンパレータの一方の入力端子に加え
    られる比較基準レベルを変化させる手段を設け、
    他方の入力端子に加えられるデジタル信号に対し
    て設定された比較基準レベルに応じた所定の遅延
    時間を与えるようにしたことを特徴とする遅延回
    路。
JP1986149682U 1986-09-30 1986-09-30 Pending JPS6356826U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1986149682U JPS6356826U (ja) 1986-09-30 1986-09-30

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1986149682U JPS6356826U (ja) 1986-09-30 1986-09-30

Publications (1)

Publication Number Publication Date
JPS6356826U true JPS6356826U (ja) 1988-04-15

Family

ID=31065122

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1986149682U Pending JPS6356826U (ja) 1986-09-30 1986-09-30

Country Status (1)

Country Link
JP (1) JPS6356826U (ja)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02145816U (ja) * 1989-05-15 1990-12-11
JP2018046700A (ja) * 2016-09-16 2018-03-22 ローム株式会社 絶縁型スイッチング電源装置、および電源制御装置

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5966217A (ja) * 1982-10-08 1984-04-14 Hitachi Ltd 可変遅延回路
JPS6016015A (ja) * 1983-07-06 1985-01-26 Fujitsu Ltd パルス幅調整回路

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5966217A (ja) * 1982-10-08 1984-04-14 Hitachi Ltd 可変遅延回路
JPS6016015A (ja) * 1983-07-06 1985-01-26 Fujitsu Ltd パルス幅調整回路

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02145816U (ja) * 1989-05-15 1990-12-11
JP2018046700A (ja) * 2016-09-16 2018-03-22 ローム株式会社 絶縁型スイッチング電源装置、および電源制御装置

Similar Documents

Publication Publication Date Title
JPS6356826U (ja)
JPS62203519U (ja)
JPH02130131U (ja)
JPS5927632U (ja) Ａ／ｄ変換器
JPS61103969U (ja)
JPS6066132U (ja) Ａｄ変換回路
JPS6344576U (ja)
JPS637823U (ja)
JPS60148657U (ja) 人工衛星搭載用アナログ型乗算器
JPS6188342U (ja)
JPS63152372U (ja)
JPS5988946U (ja) 入力回路
JPS5914449U (ja) 同期信号入力回路
JPS62164422U (ja)
JPS61107236U (ja)
JPH0163224U (ja)
JPS60186756U (ja) 輪郭補正回路
JPS5935873U (ja) Ｆ−ｖ変換装置
JPS61197778U (ja)
JPS6025240U (ja) 周波数変換回路
JPH0336290U (ja)
JPS62159027U (ja)
JPS6347684U (ja)
JPH0197271U (ja)
JPH02119742U (ja)