[go: up one dir, main page]

JPS63216142A - Information processor - Google Patents

Information processor

Info

Publication number
JPS63216142A
JPS63216142A JP62048919A JP4891987A JPS63216142A JP S63216142 A JPS63216142 A JP S63216142A JP 62048919 A JP62048919 A JP 62048919A JP 4891987 A JP4891987 A JP 4891987A JP S63216142 A JPS63216142 A JP S63216142A
Authority
JP
Japan
Prior art keywords
information
condition
instruction
interrupt
section
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP62048919A
Other languages
Japanese (ja)
Inventor
Takahiko Sakai
酒井 高彦
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP62048919A priority Critical patent/JPS63216142A/en
Publication of JPS63216142A publication Critical patent/JPS63216142A/en
Pending legal-status Critical Current

Links

Landscapes

  • Debugging And Monitoring (AREA)

Abstract

PURPOSE:To effectively execute a check job by using a conditional interruption generating instruction generating only the necessary instruction and passing it simply when not required. CONSTITUTION:In inserting a condition interruption generating instruction is inserted, an instruction discrimination section 1 recognizes it to send a bit of interruption generation condition information (a) generated by both the state selection field in the instruction and the condition field is sent to a condition storage section 2. The condition storage section 2 sends a bit of information (b) specifying the location in the information (a) to an information selection section 3 and the interrupt generation designation condition (c) is transferred to a comparison evaluation section 4. The information selection section 3 extracts the present status of the location according to the received location specific information (b) and sends it to the comparison evaluation section 4 as a bit of state information (d), the comparison evaluation section 4 compares and evaluates the designation condition (c) and the state information (d) in parallel, and when the condition is coincident, a bit interruption signal (e) is generated. Thus, the check efficiency is improved.

Description

【発明の詳細な説明】 〔発明の目的〕 (産業上の利用分野) 本発明は、装置内部の被特定部位の状態が指定条件に合
致する場合にのみ割込発生を可能とする、情報処FJ!
装置に関する。
[Detailed Description of the Invention] [Objective of the Invention] (Industrial Application Field) The present invention provides an information processing system that enables an interrupt to be generated only when the state of a specified part inside a device matches a specified condition. FJ!
Regarding equipment.

(従来の技術) 情報処理装置を利用して各種処理を実行する処理手順体
系を創作・実現する場合に、その検査段階において、各
時点での処理実行状況を調査して設計通りの動作が為さ
れているかを確認でる必要が多々生じてくる。
(Prior art) When creating and realizing a processing procedure system for executing various processes using an information processing device, at the inspection stage, it is necessary to investigate the processing execution status at each point in time to ensure that the system operates as designed. There are many occasions when it is necessary to check whether the

従来は、こういった調査の必要が発生した時点で割込発
生命令を挿入し、装置に割込状態を発生させた上で周辺
の各状況の調査を行なっていた。
Conventionally, when the need for such an investigation arises, an interrupt generation command is inserted to generate an interrupt state in the device, and then various surrounding conditions are investigated.

しかしながら、一旦挿入された割込発生命令は、該処理
手順に至る度に常に割込を発生させることになり、必要
のない時にも実行されるためこれの対応操作を煩雑にし
余分な時間を必要として、検査効率を逆に悪化させてし
まうこともあった。
However, once an interrupt generation instruction is inserted, it will always generate an interrupt every time the corresponding processing step is reached, and it will be executed even when it is not needed, making the corresponding operation complicated and requiring extra time. As a result, inspection efficiency could be adversely affected.

例えば、100回繰返して実行される処理手順の、10
0回目が実行された時の状態を調査するためには、無意
味な99回の割込を実施し、これに対応する操作を全て
行なわねばならないという煩わしさと無駄な時間消費が
避けられな”いという問題点があった。
For example, in a processing procedure that is repeated 100 times, 10
In order to investigate the state at the time of the 0th execution, 99 meaningless interrupts must be performed and all the corresponding operations must be performed, which is an unavoidable hassle and waste of time. There was a problem.

(発明が解決しようとする問題点) このように従来の情報処理装置における割込発生命令は
、必要としない場合にも常に割込を発生してしまい、無
駄な操作や時間消費を強要するという問題点を蔵してい
た。
(Problems to be Solved by the Invention) As described above, the interrupt generation command in conventional information processing devices always generates an interrupt even when it is not needed, forcing unnecessary operations and time consumption. It contained problems.

本発明はこのような問題点に鑑み、必要とする場合にだ
番プ割込を発生し、不必要な場合には単に通過するだけ
となる条件付割込発生命令を提供して、検査業務がより
効果的に実施できるようにすることを目的とする。
In view of these problems, the present invention provides a conditional interrupt generation instruction that generates a duplicate interrupt when necessary, and simply passes through when unnecessary, thereby improving inspection work. The purpose is to enable more effective implementation.

〔発明の構成〕[Structure of the invention]

(問題点を解決するための手段) このような目的を達成するために、本発明では、装置内
部の被特定部位の状態を検査し指定条件に合致した時に
は割込発生を促す条件付割込発生命令を認識可能な、命
令判別部と、 前記条件付割込発生命令により指定された条件を保持す
る、条件保持部と、 前記指定条件に対応する装置内部の状態を選出し、その
情報を転送する、情報選出部と、前記情報と前記指定部
f]とを比較評価し、条イ′(に合致する場合には割込
を発生させる、比較評価部と、を具備することにより、 装置内部の指定部位の状態が、指定条件に合致した時に
だけ割込を発生させることを可能とした。
(Means for Solving the Problem) In order to achieve such an objective, the present invention provides a conditional interrupt that inspects the state of a specified part inside the device and prompts an interrupt to occur when specified conditions are met. an instruction discriminator capable of recognizing the generated instruction; a condition holding section that holds the condition specified by the conditional interrupt generation instruction; and a condition holding section that selects the internal state of the device corresponding to the specified condition and stores the information. The apparatus comprises: an information selection section that transfers the information, and a comparison and evaluation section that compares and evaluates the information and the specification section f] and generates an interrupt if the information matches the specification section f. It is now possible to generate an interrupt only when the state of a specified internal part meets specified conditions.

(作用) このような構成を備えた情報処理装置であれば、あらか
じめ比較・評価すべき部位を特定し、その条件値を設定
した条件付割込発生命令を用いて、割込を発生させたい
処理手順の間に挿入することにより、必要とする特定の
状況においてのみ割込を発生させその時点での調査を可
能にするとともに、不必要な場合すなわち指定条件に合
致しない場合には単に通過するだけでそれ以降の処理手
順の連続的実行が可能になり、冗長な割込時操作や無意
味な時間消費が解消され、検査作業を効率的に実IAす
ることが可能になる。
(Function) If the information processing device has such a configuration, it is possible to specify the parts to be compared and evaluated in advance and generate an interrupt using a conditional interrupt generation instruction that sets the condition value. By inserting it between processing steps, it is possible to generate an interrupt only in the specific situation where it is needed, allowing for investigation at that point, and to simply pass through when it is unnecessary, that is, when the specified conditions are not met. This enables continuous execution of subsequent processing procedures, eliminates redundant interrupt operations and meaningless time consumption, and enables efficient actual IA of inspection work.

(実施例) 本発明が適用された一実施例としての情報処理装置の条
件付割込発生命令略ブロック図を第1図に示す。
(Embodiment) FIG. 1 shows a schematic block diagram of a conditional interrupt generation instruction for an information processing apparatus as an embodiment to which the present invention is applied.

1は条件付割込発生命令を認識可能な命令判断部、2は
割込条件を保持する条件保持部、3は特定された部位の
状態情報を選出する情報選出部、4は前記条件と前記選
出情報を比較・評価し、合致J゛れば割込信号eを発生
する比較評価部である。
Reference numeral 1 indicates an instruction determination unit capable of recognizing a conditional interrupt generation instruction; 2 indicates a condition holding unit that retains the interrupt condition; 3 indicates an information selection unit that selects state information of a specified portion; and 4 indicates the condition and the This is a comparison and evaluation section that compares and evaluates the selection information and generates an interrupt signal e if there is a match.

またaは命令判別部から抽出される割込発生条件情報、
bは部位を特定する情報、Cは割込発生指定条件、dは
特定された部位の状態情報である。
In addition, a is interrupt generation condition information extracted from the instruction discriminator,
b is information specifying the part, C is interrupt generation specification condition, and d is status information of the specified part.

また第2図は、一実施例における条件付割込発生命令の
構成フォーマットを示す。前記命令は3個のフィールド
より成り、各々命令コードフィールド11、状態選択フ
ィールド12、条件フィールド13であることを表わし
ている。
Further, FIG. 2 shows the configuration format of a conditional interrupt generation instruction in one embodiment. The instruction consists of three fields, each representing an instruction code field 11, a state selection field 12, and a condition field 13.

次に動作を説明すると、処理手順体系を格納する記憶部
(不図示)より順次処理手順を取り出し実行して行く中
で、条件付割込発生命令が挿入されておれば、命令判別
部1がこれを認識し、命令中の状fff1mff1mシ
フイールドびに条件フィールド13の両フィールドによ
り生成された割込発生条件情報aを条件保持部2に送出
する。条件保持部2は前記情報aの中の部位を特定する
情報すを情報選出部3に送付するとともに、割込発生指
定条件Cを比較評価部4に転送する。情報選出部3は受
信した部位特定情報すに従って該当部位の現在の状態を
取出し、状態情報dとして比較評価部4に送出する。比
較評価部4は前記指定条件Cと前記状態情報dを並置し
て比較・評価し、条件が合致した場合には割込信号e′
4!:発生し、さもなくば−個の処理手順命令の実行終
了として、次の処理手順の取出しを命令判別部1に指示
する。
Next, the operation will be described. While processing procedures are sequentially retrieved from a storage unit (not shown) that stores a processing procedure system and executed, if a conditional interrupt generation instruction is inserted, the instruction determination unit 1 Recognizing this, the interrupt generation condition information a generated by both the condition fff1mff1m field and the condition field 13 in the instruction is sent to the condition holding section 2. The condition holding section 2 sends the information specifying the part in the information a to the information selection section 3, and also transfers the interrupt generation specification condition C to the comparison evaluation section 4. The information selection section 3 extracts the current state of the corresponding region according to the received region specifying information d, and sends it to the comparison evaluation section 4 as state information d. The comparison and evaluation section 4 compares and evaluates the specified condition C and the state information d side by side, and when the conditions match, an interrupt signal e' is generated.
4! : Occurs, otherwise the execution of the - processing procedure instructions is terminated, and the instruction discriminator 1 is instructed to extract the next processing procedure.

このようにして、割込発生指定条件に被特定部位の状態
が合致した場合にのみ割込を発生させ、条件不一致の場
合にはそのまま以降の処理手順を継続実行することが可
能になる。
In this way, it is possible to generate an interrupt only when the state of the specified portion matches the interrupt generation designation conditions, and to continue executing the subsequent processing procedure when the conditions do not match.

〔発明の効果〕〔Effect of the invention〕

以上説明したように、本発明が適用された情報処理装置
においては、割込発生命令に特定の部位の状態について
の比較評価条件を附加して割込の可否を選択することを
可能とし、もって不必要な割込の発生を除去することに
より、処理手順体系を創作・実現する際の検査工程にお
ける不要割込による無駄な対応操作や無意味な時間消費
を解消して検査効率を高めることができるようになる。
As explained above, in the information processing device to which the present invention is applied, it is possible to add a comparative evaluation condition regarding the state of a specific part to the interrupt generation command to select whether or not to interrupt. By eliminating the occurrence of unnecessary interrupts, it is possible to improve inspection efficiency by eliminating wasteful response operations and meaningless time consumption caused by unnecessary interrupts in the inspection process when creating and realizing a processing procedure system. become able to.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明が適用された一実施例の情報処理装置の
条件付割込発生命令略ブロック図、第2図は同実施例に
おける条件付割込発生命令の構成フォーマットを示す図
である。 1・・・命令判別部、2・・・条件保持部、3・・・情
報選出部、4・・・比較評価部、a・・・割込発生条件
情報、b・・・部位特定情報、C・・・割込発生指定条
件、d・・・被特定部位状態情報、e・・・υj込倍信
号11・・・命令コードフィールド、12・・・状態選
択フィールド、13・・・条件フィールド
FIG. 1 is a schematic block diagram of a conditional interrupt generation instruction of an information processing apparatus according to an embodiment of the present invention, and FIG. 2 is a diagram showing a configuration format of a conditional interrupt generation instruction in the same embodiment. . DESCRIPTION OF SYMBOLS 1... Instruction determination unit, 2... Condition holding unit, 3... Information selection unit, 4... Comparison evaluation unit, a... Interrupt generation condition information, b... Part identification information, C... Interrupt generation specification condition, d... Specified part status information, e... υj included multiplication signal 11... Instruction code field, 12... Status selection field, 13... Condition field

Claims (1)

【特許請求の範囲】 装置内部の被特定部位の状態を検査し指定条件に合致し
た時には割込発生を促す条件付割込発生命令を認識可能
な、命令判別部と、 前記条件付割込発生命令により指定された割込発生条件
を保持する、条件保持部と、 前記指定条件に対応する装置内部の状態を選出しその情
報を転送する、情報選出部と、 前記情報と前記指定条件とを比較評価し、条件に合致す
る場合には割込を発生させる、比較評価部と、を具備し
、 装置内部の指定部位の状態が、指定条件に合致した時に
だけ割込を発生させることを可能としたことを特徴とす
る、情報処理装置。
[Scope of Claims] A command determining unit capable of recognizing a conditional interrupt generation command that inspects the state of a specified part inside the device and prompts generation of an interrupt when specified conditions are met; and the conditional interrupt generation. a condition holding section that holds the interrupt generation condition specified by the instruction; an information selection section that selects the internal state of the device corresponding to the specified condition and transfers the information; and an information selection section that holds the information and the specified condition. Equipped with a comparative evaluation unit that performs comparative evaluation and generates an interrupt if conditions are met, making it possible to generate an interrupt only when the state of a specified part inside the device meets the specified conditions. An information processing device characterized by:
JP62048919A 1987-03-05 1987-03-05 Information processor Pending JPS63216142A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62048919A JPS63216142A (en) 1987-03-05 1987-03-05 Information processor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62048919A JPS63216142A (en) 1987-03-05 1987-03-05 Information processor

Publications (1)

Publication Number Publication Date
JPS63216142A true JPS63216142A (en) 1988-09-08

Family

ID=12816657

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62048919A Pending JPS63216142A (en) 1987-03-05 1987-03-05 Information processor

Country Status (1)

Country Link
JP (1) JPS63216142A (en)

Similar Documents

Publication Publication Date Title
JPS63216142A (en) Information processor
JPH07101385B2 (en) Information processing equipment
JPH04273533A (en) In-line expansion system for procedure of translation program
JP2001125793A (en) Compiler system, compile method and recording medium
JPS6327937A (en) Recognizing system for absolute minus 1 address in computer system
JPH0241532A (en) How microprocessors handle exceptions
JPH02170235A (en) Register save/restore method when subroutine is called
JPS63163543A (en) Information processor
JPS615330A (en) Information processor
JPH03246629A (en) Data processor
JPH01309144A (en) Console input enable type debugging system
JPH05100719A (en) Programmable controller
JPH03282936A (en) Precompiler
JPS62274302A (en) Processing method for controller
JP2005149179A (en) Object number adjusting device
JPH0250730A (en) Language converting system based upon common machine word
JPH05127944A (en) Terminal control debug system
JPH02294848A (en) Program evaluating system
JPS63123133A (en) Error processing system
JPS6376344A (en) Integrated circuit tester
JPH01251143A (en) Interruption controller
JPS62186345A (en) Microprocessor i/o address circuit
JPH02118726A (en) Job performance control system
JPH03242737A (en) Information collection system
JPH09128261A (en) Automatic test device for computer system