JPS63215058A - Insulator seal type semiconductor device - Google Patents
Insulator seal type semiconductor deviceInfo
- Publication number
- JPS63215058A JPS63215058A JP62047676A JP4767687A JPS63215058A JP S63215058 A JPS63215058 A JP S63215058A JP 62047676 A JP62047676 A JP 62047676A JP 4767687 A JP4767687 A JP 4767687A JP S63215058 A JPS63215058 A JP S63215058A
- Authority
- JP
- Japan
- Prior art keywords
- thin
- wire
- electrode body
- lead
- electrode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims description 15
- 239000012212 insulator Substances 0.000 title 1
- WABPQHHGFIMREM-UHFFFAOYSA-N lead(0) Chemical compound [Pb] WABPQHHGFIMREM-UHFFFAOYSA-N 0.000 claims description 35
- 238000000034 method Methods 0.000 claims description 29
- 241000587161 Gomphocarpus Species 0.000 claims description 12
- 239000011347 resin Substances 0.000 description 8
- 229920005989 resin Polymers 0.000 description 8
- 239000010931 gold Substances 0.000 description 6
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 5
- 229910052737 gold Inorganic materials 0.000 description 5
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 4
- 238000004519 manufacturing process Methods 0.000 description 4
- 238000002347 injection Methods 0.000 description 3
- 239000007924 injection Substances 0.000 description 3
- 238000007665 sagging Methods 0.000 description 3
- 238000007789 sealing Methods 0.000 description 3
- 229910001020 Au alloy Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- 239000003353 gold alloy Substances 0.000 description 2
- UCHOFYCGAZVYGZ-UHFFFAOYSA-N gold lead Chemical compound [Au].[Pb] UCHOFYCGAZVYGZ-UHFFFAOYSA-N 0.000 description 2
- 238000010438 heat treatment Methods 0.000 description 2
- 239000011810 insulating material Substances 0.000 description 2
- 229910052759 nickel Inorganic materials 0.000 description 2
- 230000001681 protective effect Effects 0.000 description 2
- 229920002379 silicone rubber Polymers 0.000 description 2
- 239000004945 silicone rubber Substances 0.000 description 2
- 229910000679 solder Inorganic materials 0.000 description 2
- 238000001721 transfer moulding Methods 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 1
- 229910000831 Steel Inorganic materials 0.000 description 1
- PQJKKINZCUWVKL-UHFFFAOYSA-N [Ni].[Cu].[Ag] Chemical compound [Ni].[Cu].[Ag] PQJKKINZCUWVKL-UHFFFAOYSA-N 0.000 description 1
- 230000001154 acute effect Effects 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000010892 electric spark Methods 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000003754 machining Methods 0.000 description 1
- 230000002265 prevention Effects 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 239000010959 steel Substances 0.000 description 1
- 230000003313 weakening effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
- H01L24/78—Apparatus for connecting with wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48095—Kinked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4899—Auxiliary members for wire connectors, e.g. flow-barriers, reinforcing structures, spacers, alignment aids
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
- H01L2224/49111—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting two common bonding areas, e.g. Litz or braid wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/78—Apparatus for connecting with wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/78—Apparatus for connecting with wire connectors
- H01L2224/7825—Means for applying energy, e.g. heating means
- H01L2224/783—Means for applying energy, e.g. heating means by means of pressure
- H01L2224/78301—Capillary
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/85009—Pre-treatment of the connector or the bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8512—Aligning
- H01L2224/85148—Aligning involving movement of a part of the bonding apparatus
- H01L2224/85169—Aligning involving movement of a part of the bonding apparatus being the upper part of the bonding apparatus, i.e. bonding head, e.g. capillary or wedge
- H01L2224/8518—Translational movements
- H01L2224/85181—Translational movements connecting first on the semiconductor or solid-state body, i.e. on-chip, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/1015—Shape
- H01L2924/1016—Shape being a cuboid
- H01L2924/10162—Shape being a cuboid with a square active surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19107—Disposition of discrete passive components off-chip wires
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Wire Bonding (AREA)
- Lead Frames For Integrated Circuits (AREA)
Abstract
Description
【発明の詳細な説明】
童1ユm刊一
本発明は、2つの電極体を接続するリード細線の霜下を
防止した構造の絶縁物封止型半導体装置に関連する。DETAILED DESCRIPTION OF THE INVENTION The present invention relates to an insulator-sealed semiconductor device having a structure that prevents frosting of a thin lead wire connecting two electrode bodies.
災米立五盈
第31J!lは、従来の4#脂封止形ハイブリッドIC
の平面図を示す。このハイブリッドICは、15本の外
部電極体18〜15aと、外部電極体18〜15aの延
長部として設けられた配線電極体1b〜15bと、配線
電極体2b、4b、9b、13b及び15bに続く大面
積部として設けられた支持電極体2c、4c、9c、1
3c及び15cとがら成る電極体1〜15を有する。配
線電極体1b〜15b及び支持電極体2c、 4c、9
c、13c及び15cは、点線で示す樹脂封止体16で
封止され、外部電極体1a〜L5Qは、樹脂封止体1B
から外側に導出される。外部電極体18〜1.5aは、
インチピッチ(2,54mm+)で並列するように設け
られ、導出側で幅広、先端で幅狭の形状を有する。支持
電極体9cには、モノリシックICチップ17がpb−
8n系半田(図示せず)により固着される。支持電極体
2c、4c、13c及び15cには、パワートランジス
タチップ18〜21が同じ<Pb−8n系半田(図示せ
ず)により固着される。図示しないが、モノリシックI
Cチップ17の上面には、アルミニウムから成る多数の
電極(ポンディングパッド)が形成されている。また、
モノリシックICチップ17は、シリコンラバーより成
る保護樹脂によって被覆されるが、図示を省略する。パ
ワートランジスタチップ18〜21の上面には図示しな
いがアルミニウムから成るエミッタ電極及びベース電極
が形成され、下面には全面にニッケルがら成るコレクタ
電極が形成されている。パワートランジスタチップ18
〜21も1図示しないがシリコンラバーより成る保護樹
脂によっ゛C被覆される。Calamity of the 31st J! l is a conventional 4# fat-sealed hybrid IC
The top view of the figure is shown. This hybrid IC includes 15 external electrode bodies 18 to 15a, wiring electrode bodies 1b to 15b provided as extensions of the external electrode bodies 18 to 15a, and wiring electrode bodies 2b, 4b, 9b, 13b, and 15b. Support electrode bodies 2c, 4c, 9c, 1 provided as subsequent large area parts
It has electrode bodies 1 to 15 consisting of electrode bodies 3c and 15c. Wiring electrode bodies 1b to 15b and supporting electrode bodies 2c, 4c, 9
c, 13c and 15c are sealed with a resin sealing body 16 indicated by a dotted line, and external electrode bodies 1a to L5Q are sealed with a resin sealing body 1B.
is derived outward from. The external electrode bodies 18 to 1.5a are
They are arranged in parallel at an inch pitch (2.54 mm+), and have a shape that is wide at the outlet side and narrow at the tip. The monolithic IC chip 17 is mounted on the supporting electrode body 9c.
It is fixed with 8n solder (not shown). Power transistor chips 18 to 21 are fixed to the supporting electrode bodies 2c, 4c, 13c, and 15c using the same Pb-8n solder (not shown). Although not shown, monolithic I
A large number of electrodes (ponding pads) made of aluminum are formed on the upper surface of the C chip 17. Also,
The monolithic IC chip 17 is covered with a protective resin made of silicone rubber, but is not shown. Although not shown, emitter electrodes and base electrodes made of aluminum are formed on the upper surfaces of the power transistor chips 18 to 21, and collector electrodes made of nickel are formed entirely on the lower surfaces. power transistor chip 18
21 are also coated with a protective resin made of silicone rubber (not shown).
パワートランジスタチップ18〜21の各々のエミッタ
電極は、vIi流容社を十分に確保するため、それぞれ
2本のリード細[22〜25により配線電極体1bに接
続される。また、パワートランジスタチップ18〜21
の各々のベース電極は、それぞれ1本のリード細線26
〜29により配線電極体3b、5b、12b及び14b
に接続される。The emitter electrodes of each of the power transistor chips 18 to 21 are connected to the wiring electrode body 1b by two lead wires 22 to 25, respectively, in order to ensure a sufficient voltage. In addition, power transistor chips 18 to 21
Each of the base electrodes has one lead wire 26.
~29, wiring electrode bodies 3b, 5b, 12b and 14b
connected to.
モノリシックICチップ17上の10個の′IfL極は
、それぞれ1本のリード111630〜39により配線
電極体3b、5b 〜8b、10b 〜12b、14b
及び支持電極体9cに接続される。リード細線22〜3
9は、約30μmの直径を有する金(Au)又は金合金
から成る細線である。リードフレームを構成しているv
lL44!体1〜15は、ニッケル被覆の鋼材からプレ
ス成形される。ただし、パワートランジスタチップ18
〜21が固着される部分。The ten 'IfL poles on the monolithic IC chip 17 are connected to the wiring electrode bodies 3b, 5b to 8b, 10b to 12b, 14b by one lead 111630 to 39, respectively.
and connected to the supporting electrode body 9c. Lead thin wire 22-3
9 is a thin wire made of gold (Au) or a gold alloy and having a diameter of about 30 μm. V that makes up the lead frame
lL44! The bodies 1-15 are press-formed from nickel-coated steel. However, power transistor chip 18
~The part where 21 is fixed.
及びリード細線22〜39が接続される部分には、部分
的に銀メッキが施されて、銅−ニッケルー銀の三層構造
となっている。The parts to which the thin lead wires 22 to 39 are connected are partially plated with silver to form a three-layer structure of copper-nickel-silver.
次に、リード細線の接続方法を第5図について説明する
。Next, a method for connecting thin lead wires will be explained with reference to FIG.
まず、第5図(A)に示すように、ワイヤボンダのバイ
ブ状のキャピラリ50の中心孔51から細線52を送り
出し、電気スパーク又は水素炎等で細線52の先端部に
ボール53を形成する。ボール53の直径は、細線52
の直径の2〜3倍程度である。First, as shown in FIG. 5A, a thin wire 52 is sent out from the center hole 51 of a vib-like capillary 50 of a wire bonder, and a ball 53 is formed at the tip of the thin wire 52 using an electric spark, hydrogen flame, or the like. The diameter of the ball 53 is the thin wire 52
It is about 2 to 3 times the diameter of.
次に、第5図CB)に示すように、第一の電極体54に
ボール53をキャピラリ50の先端で押し付ける。この
際、第一の電極体54は200〜250℃に多め加熱さ
れている。また、キャピラリ50には、細線52の接続
方向と直角な矢印55で示す方向への超音波振動が加え
られている。これにより、第一の電極体54と細線52
とが接続され、ネイルヘッドボンディング法によりファ
ーストボンディング部52aが形成される。Next, as shown in FIG. 5CB), the ball 53 is pressed against the first electrode body 54 with the tip of the capillary 50. At this time, the first electrode body 54 is heated to 200 to 250°C. Furthermore, ultrasonic vibration is applied to the capillary 50 in the direction indicated by an arrow 55 perpendicular to the direction in which the thin wire 52 is connected. As a result, the first electrode body 54 and the thin wire 52
are connected, and a first bonding portion 52a is formed by the nail head bonding method.
続いて、第5゛図(C)に示すように、キャピラリ50
を上昇して大きく引き回すようにして、細線52を繰り
出しながら第二の電極体56に向がってキャピラリ50
を移動する。Subsequently, as shown in FIG. 5(C), the capillary 50
The capillary 50 is raised toward the second electrode body 56 while drawing out the thin wire 52.
move.
その後、第5図(D)に示すように、第二の電極体56
にステインチボンディングする。即ち、第二の電極体5
6は前述と同様に200〜250℃に予め加熱され、キ
ャピラリ5oには前述と同様の超音波振動が加えられて
いる。この状態で、第二の電極体56に対し径方向に細
線52を抑圧することにより、細線52と第二の電極体
56とが接続され、セカンドボンディング部52bが形
成される。なお、第5図(B)(D)の工程を電極体の
加熱のみによる熱圧着法又は超音波振動による加熱のみ
の超音波法等で行ってもよい。Thereafter, as shown in FIG. 5(D), the second electrode body 56
Stain inch bonding. That is, the second electrode body 5
6 is preheated to 200 to 250° C. as described above, and the same ultrasonic vibration as described above is applied to the capillary 5o. In this state, by suppressing the thin wire 52 in the radial direction with respect to the second electrode body 56, the thin wire 52 and the second electrode body 56 are connected, and a second bonding portion 52b is formed. Note that the steps shown in FIGS. 5(B) and 5(D) may be performed by a thermocompression bonding method using only heating of the electrode body, an ultrasonic method using only heating using ultrasonic vibration, or the like.
最終的には、第5図(E)のように、キャピラリ50を
第二の電極体56に対し押圧したまま、細線52を上方
に引いて細線52を切断する。狭義には、第一の電極体
への接続(ファーストボンディング)をネイルヘッドボ
ンディング、第二の電極体への接続(セカンドボンディ
ング)をスティッチホンディングと呼称するが、ここで
はそれら2つを総称してネイルヘッドボンディング法と
する。Finally, as shown in FIG. 5(E), the thin wire 52 is pulled upward while the capillary 50 is pressed against the second electrode body 56 to cut the thin wire 52. In a narrow sense, the connection to the first electrode body (first bonding) is called nail head bonding, and the connection to the second electrode body (second bonding) is called stitch bonding, but here they are collectively referred to. The nail head bonding method is used.
第4図及び第5図(D)に示すように、ファーストボン
デインク側では、第一の電極体に対する細線52の角度
αはほぼ直角となり、上を跨る細線52と第一の電極体
との距離は長くなる。一方、セカンドボンディング側で
は、細線52の第二の電極体に対する角度θは鋭角とな
り、上を跨る細線52と第二の電極体との距離は短くな
る。As shown in FIG. 4 and FIG. 5(D), on the first bond ink side, the angle α of the thin wire 52 with respect to the first electrode body is almost a right angle, and the angle α between the thin wire 52 that straddles above and the first electrode body is almost a right angle. The distance becomes longer. On the other hand, on the second bonding side, the angle θ of the thin wire 52 with respect to the second electrode body is an acute angle, and the distance between the thin wire 52 that straddles above and the second electrode body is shortened.
発■が解決しようζ工A且皿盗
従来ではリード細線の飛下により配線電極体及び支持電
極体にリード細線が接触し、短絡不良の原因となってい
た。即ち、第4図に例示するように、配線電極体3bを
跨いでリード細l1A23が接続されている。半導体装
置の高集積化の要求により配線が一層複雑化する傾向に
ある。このため配線電極体を跨ぐ接続を行わなけオレは
ならないことが多い。In the past, when the thin lead wire flew down, it came into contact with the wiring electrode body and the support electrode body, causing a short circuit. That is, as illustrated in FIG. 4, the lead thin l1A23 is connected across the wiring electrode body 3b. Due to the demand for higher integration of semiconductor devices, wiring tends to become more complex. For this reason, I often have to make a connection that spans the wiring electrode body.
ところで、第一の電極体である支持電極体4cと第二の
電極体である配線電極体1bとの間に形成された配線電
極体3bは、リード細線23に対しては非接続配線体と
なっている。このため、リード細線23はワイヤボンデ
ィングの際に大きく孤を描くように接続して、リード細
線23と配線111c44体3bとの間の距離をできる
だけ取るようにしている。リード細線23はs−+W述
のネイルヘッドボンディング法により、ファーストボン
ディング部ではパワートランジスタチップ19に接続さ
れ、セカンドボンディング部では配線電極体1bに接続
されている。又、ファーストボンディング部はセカンド
ボンディング部よりおよそパワートランジスタ19の厚
さ分だけ高い位置となっている。このため、配線電極体
3bは、支持電極体4c側ではリード細線23との距離
が長くなるが、配線電極体lb側ではリード細線23と
の距離が短くなる。By the way, the wiring electrode body 3b formed between the supporting electrode body 4c, which is the first electrode body, and the wiring electrode body 1b, which is the second electrode body, is a non-connecting wiring body with respect to the lead thin wire 23. It has become. For this reason, the thin lead wires 23 are connected in a large arc during wire bonding so as to maintain as much distance as possible between the thin lead wires 23 and the wiring 111c44 body 3b. The thin lead wire 23 is connected to the power transistor chip 19 at the first bonding part and to the wiring electrode body 1b at the second bonding part by the nail head bonding method described in s-+W. Further, the first bonding portion is located higher than the second bonding portion by approximately the thickness of the power transistor 19. Therefore, the distance between the wiring electrode body 3b and the thin lead wire 23 on the side of the supporting electrode body 4c becomes long, but the distance from the thin lead wire 23 on the side of the wiring electrode body lb becomes short.
通常使用される直経約;30μmの金製のリード細線は
細くかつ柔らかいため、十分な強度を期待できないのが
実情である0例えば、第一の電極体と第二の電極体とを
接続する金製のリード細線は。The normally used thin gold lead wire with a diameter of about 30 μm is thin and soft, so it cannot be expected to have sufficient strength. For example, when connecting a first electrode body and a second electrode body. Fine lead wire made of gold.
トランスファーモールド時の樹脂注入圧力や自重等によ
り懸垂状に垂下するループタレを発生することがあった
。通常、直径が25〜30μmの金製のリード細線では
、接続距離りは31が限界とされる。接続距離りが3+
mmを越えると、自重によりループタレが発生する。実
際には、トランスファーモールド時の樹脂注入圧力を考
慮しなければならないから、実用的な接続距離りの長さ
は更に短くなる。接続距111Lを短くするには非接続
配線体の幅を細くすることが考えられる。しかし、リー
ドフレームの機械的強度が弱まる等の制約により、あま
り細くすることはできない、よって、第4図の例では接
続距11L=3.3mmである。Loop sagging may occur due to resin injection pressure or self-weight during transfer molding. Normally, for a thin gold lead wire with a diameter of 25 to 30 μm, the connection distance is limited to 31 mm. Connection distance is 3+
If it exceeds mm, loop sagging will occur due to its own weight. In reality, since the resin injection pressure during transfer molding must be taken into account, the practical length of the connection distance becomes even shorter. In order to shorten the connection distance 111L, it is possible to reduce the width of the unconnected wiring body. However, due to restrictions such as weakening of the mechanical strength of the lead frame, it is not possible to make the lead frame very thin. Therefore, in the example of FIG. 4, the connection distance 11L is 3.3 mm.
従って、配、m*極棒体3b配線電極体1b側でリード
細線23が接触する事故が発生し、製造歩留を低下させ
る一因となっていた。Therefore, an accident occurs in which the fine lead wire 23 comes into contact with the wiring electrode body 1b side of the wiring electrode body 3b, which is one of the causes of lowering the manufacturing yield.
ループタレによる短絡不良を防止する策としては、例え
ば非接続配線体を絶縁材料で被覆する方法が考えられる
。しかし、絶縁材料で被覆するという新しい製造工程が
追加になる電点が生ずる。As a measure to prevent short-circuit defects due to loop sagging, for example, a method of covering unconnected wiring bodies with an insulating material can be considered. However, it creates an electrical point that requires an additional manufacturing step of coating with an insulating material.
また、リード細線の直径を大きくして強度を増加するこ
とによりループタレを防止する方法も考えられるが、金
が高価であること等から、実用に適さない、更に、第一
の電極体又は第二の電極体のうち少なくとも一方を一定
の高さだけ高くする段差加工を行う方法も考えられる。Another method to prevent loop sag is to increase the strength by increasing the diameter of the thin lead wire, but it is not suitable for practical use because gold is expensive. It is also possible to consider a method in which step processing is performed to raise at least one of the electrode bodies by a certain height.
しかしこの方法も、段差加工の工程が追加になるととも
に、段差のあるリードフレームであるがためにリードフ
レーisの取扱が煩雑になりかつボンディング時のリー
ドフレームの支持構造が[雑化する欠点がある。However, this method also has the drawback that it requires an additional process of step machining, and since the lead frame has steps, handling of the lead frame is complicated, and the support structure of the lead frame during bonding becomes complicated. be.
本発明は、上記欠点を解消し、リード細線の飛下を防止
した絶縁物封止型半導体装置を提供することを目的とす
る。SUMMARY OF THE INVENTION An object of the present invention is to provide an insulator-sealed semiconductor device that eliminates the above-mentioned drawbacks and prevents the thin lead wires from flying down.
同1Ai0I友IA遣J慕υE反
本発明の絶縁物封止型半導体装置は、第一の電極体と第
二の電極体とをリード細線により接続し、該リード細線
より短くかつ該リード細線の飛下を防止する支持細線を
前記リード細線の下方に設けた構造を有する。In the insulator-sealed semiconductor device of the present invention, a first electrode body and a second electrode body are connected by a thin lead wire, and the thin lead wire is shorter than the thin lead wire. It has a structure in which a thin support wire for preventing flying down is provided below the thin lead wire.
止■
リード細線の下方に設けた支持細線は、リード細線の垂
下を防止することができる。■ The thin support wire provided below the thin lead wire can prevent the thin lead wire from drooping.
失嵐亘
以下、本発明の実施例を第1図及び第2図について説明
する。これらの図面では、支持細線を設けた点を除き、
第3図及び第41)!lに示す従来例と全て同じである
。Embodiments of the present invention will now be described with reference to FIGS. 1 and 2. FIG. In these drawings, except for the provision of thin support lines,
Figures 3 and 41)! Everything is the same as the conventional example shown in FIG.
第2図は、支持細線を形成した本発明の絶縁物封止型半
導体装置の1実施例を示すハイブリッドICの平面図で
ある。支持胴l1jI40は、配線電極体1bとパワー
トランジスタチップ18〜21のエミッタ電極とを接続
するリード細線22〜25の各々の下方において配線w
i楡体1bに接続される。第1図は、第2図のリード細
線23の近傍を拡大して示す斜視図である。リード細線
が接続されていない配線′I41極体3bの上方を跨い
で、パワートランジスタチップ19のエミッタ電極と配
線電極体1bとの間に2本のリード@@23が接続され
、リード細線23の下方において支持細線400両端が
配線電極体1bに接続される。この場合、パワー1〜ラ
ンジスタチツプ19のエミッタ電極は、第一の電極体と
なり、配線電極体1bは。FIG. 2 is a plan view of a hybrid IC showing an embodiment of the insulator-sealed semiconductor device of the present invention in which thin support wires are formed. The support cylinder l1jI40 connects the wiring w below each of the thin lead wires 22 to 25 that connect the wiring electrode body 1b and the emitter electrodes of the power transistor chips 18 to 21.
It is connected to the i-frame body 1b. FIG. 1 is an enlarged perspective view showing the vicinity of the thin lead wire 23 in FIG. 2. FIG. Two leads @@23 are connected between the emitter electrode of the power transistor chip 19 and the wiring electrode body 1b, straddling the upper part of the wiring 'I41 pole body 3b to which the thin lead wires are not connected. At the bottom, both ends of the thin support wire 400 are connected to the wiring electrode body 1b. In this case, the emitter electrodes of power 1 to transistor chip 19 are the first electrode body, and the wiring electrode body 1b is.
第二の電極体となり、配IiA電、極体3bが第三の電
極体となる。リード細線23と支持細線40は。The electrode body 3b becomes the second electrode body, and the electrode IiA electrode and the pole body 3b become the third electrode body. The thin lead wire 23 and the thin support wire 40.
上から見たとき直角に近い角度で交叉している。When viewed from above, they intersect at nearly right angles.
リード細M23は前述のネイルヘッドボンディング法に
より接続され、パワートランジスタチップ19のエミッ
タ電極に接続されたファーストボンディング部23aと
配Im電極体1bに接続されたセカンドボンディング部
23bとを有する。支持細線40は、リード細線23の
セカンドボンディング部23bに隣接1て配線電極体1
bに接続される。The lead thin M23 is connected by the above-described nail head bonding method, and has a first bonding part 23a connected to the emitter electrode of the power transistor chip 19 and a second bonding part 23b connected to the electrode body 1b of the wiring Im. The supporting thin wire 40 is adjacent to the second bonding portion 23b of the lead thin wire 23 and is connected to the wiring electrode body 1.
connected to b.
支持細線40は、金又は金合金からなるリード細線23
と同一の細線と同一のワイヤボンダを使用して、熱圧着
法と超音波法を併用する同一のネイルヘッドボンディン
グ法によりファーストボンデインク部40aとセカンド
ボンディング部40bが形成される。即ち、支持細線4
0は、リード細線22〜39を形成するためのワイヤボ
ンディング工程の中で、リード細線22〜25の形成に
先立って形成される。リード細線23の延在方向に見た
とき、2本の支持細線40のセカンドボンディング部4
0bはそれぞれ反対方向に引き回されて接続されている
。これによって支持細線40の占有横幅が小さくなる。The support thin wire 40 is a lead thin wire 23 made of gold or gold alloy.
The first bonding ink portion 40a and the second bonding portion 40b are formed by the same nail head bonding method using a combination of a thermocompression bonding method and an ultrasonic method using the same fine wire and the same wire bonder. That is, the supporting thin wire 4
0 is formed prior to forming the lead wires 22 to 25 during the wire bonding process for forming the lead wires 22 to 39. When viewed in the extending direction of the lead wire 23, the second bonding portion 4 of the two support wires 40
0b are connected in opposite directions. This reduces the width occupied by the thin support wire 40.
リード細線23は、支持細線40の上を通るように、パ
ワートランジスタチップ19のエミッタ電極と配線電極
体1bに熱圧着法と超音波法とを併用するネイルヘッド
ボンディング法により接続される。この際、パワートラ
ンジスタチップ19のエミッタ電極にファーストボンデ
インクを行い、配線電極体1bにセカンドボンディング
を行う。The thin lead wire 23 is connected to the emitter electrode of the power transistor chip 19 and the wiring electrode body 1b so as to pass over the thin support wire 40 by a nail head bonding method that uses both a thermocompression method and an ultrasonic method. At this time, first bonding is performed on the emitter electrode of the power transistor chip 19, and second bonding is performed on the wiring electrode body 1b.
リード細@23は、支持細線40のほぼ頂点又は頂点の
ややセカンドボンディング側を通る。り一ド細@23は
、1ツイヤボンディング時には支持細線40に接触する
が、樹脂封止後では支持細線40から微かに浮くことも
あり得る。支持細線40はリード細II&23に比べて
短いから、垂下に対してリード細線23より大きい強度
を得ることができる。リード細線23が樹脂注入圧力や
自重によって垂下する場合、支持細線40によって支持
されるため、リード細線23は大きく垂下することはな
い、従って、リード細線23が配ll!電極体3b又は
支持電極体4Cに接触することを防出することができる
。リード細線24についても同じである。また、第一の
電極体と第二の電極体との間に配線電極体等の第三の電
極体が無いリード細l1A22.25部分では、支持細
線40は支持電極体2c、15cにリード細線22.2
5が接触することを防止する。また1本実施例では、リ
ード細線23.24のセカンドボンディング側に支持細
線40を形成したので、特に発生し易いセカンドボンデ
ィング側での第三の電極体とリード細線の接触防止に有
効である。また、リード細線23と支持細線40の接続
を一連のワイヤボンディング工程として行うので、支持
細線40を形成するために新たな工程を増加することは
ないし、生産効率を低下することもほとんどない。The lead wire @23 passes approximately at the apex of the support thin wire 40 or slightly on the second bonding side of the apex. The ribbon thin @23 comes into contact with the thin support wire 40 during one-twist bonding, but it may float slightly away from the thin support wire 40 after resin sealing. Since the support thin wire 40 is shorter than the lead thin wire II&23, it can obtain greater strength against drooping than the lead thin wire 23. When the thin lead wire 23 droops due to resin injection pressure or its own weight, it is supported by the thin support wire 40, so the thin lead wire 23 will not droop significantly. It is possible to prevent contact with the electrode body 3b or the supporting electrode body 4C. The same applies to the thin lead wire 24. In addition, in the lead thin l1A22.25 portion where there is no third electrode body such as a wiring electrode body between the first electrode body and the second electrode body, the support thin wire 40 is connected to the support electrode bodies 2c and 15c. 22.2
5 from coming into contact with each other. Furthermore, in this embodiment, the thin support wire 40 is formed on the second bonding side of the thin lead wires 23 and 24, which is effective in preventing contact between the third electrode body and the thin lead wire on the second bonding side, which is particularly likely to occur. Further, since the lead thin wire 23 and the support thin wire 40 are connected as a series of wire bonding processes, there is no need to add a new process to form the support thin wire 40, and there is almost no reduction in production efficiency.
本発明の上記実施例は種々の変更が可能である。The above-described embodiments of the invention can be modified in various ways.
例えば、パワートランジスタチップ等の半導体チップと
配線電極体との接続でなくてもよい、第一の電極体と第
二の電極体が共に配線電極体(リードフレームの表面)
であり、これらの間に第三の電極体が設けられている場
合等に適用しても本発明は有効である。For example, it is not necessary to connect a semiconductor chip such as a power transistor chip and a wiring electrode body, and the first electrode body and the second electrode body are both connected to a wiring electrode body (surface of a lead frame).
Therefore, the present invention is effective even when applied to a case where a third electrode body is provided between these.
更に、上記実施例では、第二の電極体に支持細線を接続
する例を示したが、第一の電極体と第二の電極体のいず
れか一方の側又は両方の側あるいは中央部に支持細線を
設ける場合もある。ただし。Furthermore, in the above embodiment, an example was shown in which the supporting thin wire was connected to the second electrode body, but the support wire may be connected to one or both sides or the center of the first electrode body and the second electrode body. A thin line may also be provided. however.
ネイルヘッドボンディング法の特徴から、セカンドボン
ディング部側に支持細線を設けるのが、合理的かつ効果
が大きい。Due to the characteristics of the nail head bonding method, it is rational and effective to provide a thin support wire on the second bonding part side.
リード細線が金又は全合金から成る細線である場合にリ
ード細線の垂下が問題になり易いが、リード細線が銅線
等であっても本発明は有効である。When the thin lead wire is a thin wire made of gold or an all-alloy, drooping of the thin lead wire tends to be a problem, but the present invention is effective even if the thin lead wire is a copper wire or the like.
第一の電極体と第二の電極体は、リードフレームの表面
、リードフレームに固着された回路基板上に形成された
電極、リードフレームやプリント基板上に固着された半
導体チップ等の電子素子の電極等、種々の電極が対象と
なる。The first electrode body and the second electrode body are electrodes formed on the surface of a lead frame, a circuit board fixed to a lead frame, and an electrode formed on an electronic element such as a semiconductor chip fixed to a lead frame or a printed circuit board. Various electrodes such as electrodes are targeted.
ムl立羞米
本発明では、リード細線の下方に支持細線が形成されて
いるので、非接続状−態にあるべき電極体とリード細線
との接触を阻止し、短絡事故を防止することができる。In the present invention, since the thin support wire is formed below the thin lead wire, it is possible to prevent the electrode body and the thin lead wire from coming into contact with each other, which should be in an unconnected state, and to prevent short-circuit accidents. can.
また1本発明では、リード細線と支持細線とを同一の細
線と同一のワイヤボンダを用いて一連のワイヤボンディ
ング工程の中で形成することができる。この場合、支持
細線を形成するための特別な装置は必要としないし、リ
ードフレームに特別の加工を施すような異種の工程が増
加することもない、また、ワイヤボンディング箇所が増
加するが、ウイヤボンディングは自動ワイヤボンダにて
高速でかつ容易に行うことができるので、その影響は小
さい、従って、生産効率を実質的に低下させることなく
、かつ極めて経済的に目的(短絡防止)を達成すること
ができる。Further, in the present invention, the lead thin wire and the support thin wire can be formed in a series of wire bonding steps using the same thin wire and the same wire bonder. In this case, no special equipment is required to form the support thin wires, different processes such as special processing on the lead frame are not increased, and the number of wire bonding locations is increased. Since ear bonding can be done quickly and easily with an automatic wire bonder, its impact is small, and therefore the objective (short-circuit prevention) can be achieved without substantially reducing production efficiency and very economically. Can be done.
第111!I及び第2図は本発明の実施例であるハイブ
リッドICを示すもので、第1図は第2図の一部を拡大
して示す斜視図、第2図は平面図、第3図は従来のハイ
ブリッドICの平面図、第4図は第3図の一部を拡大し
て示す斜視図、第5図はネイルヘッドボンディング法に
よるリード細線の接続方法を示す工程図であり、第5図
(A)はキャピラリから送り出される細線の先端部にボ
ールを形成する状態、第5図CB)はキャピラリの先端
で第一の電極体にボールを押し付はファーストボンディ
ング部を形成する状態、第5図(C)はキャピラリを移
動する状態、第5図(D)は第二の電極体にセカンドボ
ンディング部を形成する状態、第5図(E)はキャピラ
リを第二の電極体に対し抑圧したまま細線を切断する状
態を示す。
1b0.配線電極体(第二の電極体)、 3b、。
配線電極体(第三の電極体) 4c、 、支持電極体。
190.パワートランジスタチップ(エミッタ電極は第
一の電極体である)、 230.リード細線、400.
支持細線、
特許出願人 サンケン電気株式会社
第1図
第4図111th! 1 and 2 show a hybrid IC which is an embodiment of the present invention, FIG. 1 is an enlarged perspective view of a part of FIG. 2, FIG. 2 is a plan view, and FIG. 3 is a conventional hybrid IC. 4 is an enlarged perspective view of a part of FIG. 3, and FIG. 5 is a process diagram showing a method of connecting thin lead wires by the nail head bonding method. A) is a state in which a ball is formed at the tip of the thin wire sent out from the capillary, and FIG. 5CB) is a state in which the ball is pressed against the first electrode body at the tip of the capillary to form a first bonding part. (C) is a state in which the capillary is moved, FIG. 5 (D) is a state in which a second bonding part is formed on the second electrode body, and FIG. 5 (E) is a state in which the capillary is kept suppressed against the second electrode body. Shows how to cut a thin wire. 1b0. Wiring electrode body (second electrode body), 3b. Wiring electrode body (third electrode body) 4c, , Supporting electrode body. 190. Power transistor chip (emitter electrode is the first electrode body), 230. Fine lead wire, 400.
Support thin wire, patent applicant Sanken Electric Co., Ltd. Figure 1 Figure 4
Claims (6)
り接続し、該リード細線より短くかつ該リード細線の垂
下を防止する支持細線を前記リード細線の下方に設けた
ことを特徴とする絶縁物封止型半導体装置。(1) The first electrode body and the second electrode body are connected by a thin lead wire, and a thin support wire that is shorter than the thin lead wire and prevents the thin lead wire from drooping is provided below the thin lead wire. An insulator-encapsulated semiconductor device.
一のワイヤボンダを使用してネイルヘッドボンディング
法により形成された特許請求の範囲第(1)項記載の絶
縁物封止型半導体装置。(2) The insulator-sealed semiconductor device according to claim 1, wherein the supporting thin wire is formed by a nail head bonding method using the same thin wire as the lead thin wire and the same wire bonder.
ネイルヘッドボンディング法のファーストボンディング
部と前記第二の電極体に接続されたネイルヘッドボンデ
ィング法のセカンドボンディング部とを有し、前記支持
細線は前記リード細線のファーストボンディング部より
セカンドボンディング部に近接して設けられた特許請求
の範囲第(2)項記載の絶縁物封止型半導体装置。(3) The thin lead wire has a first bonding part of the nail head bonding method connected to the first electrode body and a second bonding part of the nail head bonding method connected to the second electrode body, and 2. The insulator-sealed semiconductor device according to claim 2, wherein the thin support wire is provided closer to the second bonding portion than the first bonding portion of the thin lead wire.
求の範囲第(3)項記載の絶縁物封止半導体装置。(4) The insulator-sealed semiconductor device according to claim (3), wherein the thin support wire is connected to a second electrode body.
電極体が配置された特許請求の範囲第(1)項記載の絶
縁物封止型半導体装置。(5) The insulator-sealed semiconductor device according to claim (1), wherein a third electrode body is disposed between the first electrode body and the second electrode body.
ームの表面、該リードフレームに固着された回路基板上
に形成された電極、又は前記リードフレームあるいは前
記回路基板上に固着された半導体チップ等の電子素子の
電極である特許請求の範囲第(1)項記載の絶縁物封止
型半導体装置。(6) The first electrode body and the second electrode body are formed on the surface of a lead frame, electrodes formed on a circuit board fixed to the lead frame, or fixed on the lead frame or the circuit board. An insulator-sealed semiconductor device according to claim 1, which is an electrode of an electronic device such as a semiconductor chip.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62047676A JPH0736436B2 (en) | 1987-03-04 | 1987-03-04 | Insulator-sealed semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62047676A JPH0736436B2 (en) | 1987-03-04 | 1987-03-04 | Insulator-sealed semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS63215058A true JPS63215058A (en) | 1988-09-07 |
JPH0736436B2 JPH0736436B2 (en) | 1995-04-19 |
Family
ID=12781877
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62047676A Expired - Fee Related JPH0736436B2 (en) | 1987-03-04 | 1987-03-04 | Insulator-sealed semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0736436B2 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07335680A (en) * | 1994-06-14 | 1995-12-22 | Fujitsu Ltd | CIRCUIT BOARD, ITS MANUFACTURING METHOD, SEMICONDUCTOR DEVICE WIRE BONDING METHOD, AND SEMICONDUCTOR DEVICE SEALING METHOD |
JP2012015202A (en) * | 2010-06-29 | 2012-01-19 | On Semiconductor Trading Ltd | Semiconductor device, and method of manufacturing the same |
JP2012015203A (en) * | 2010-06-29 | 2012-01-19 | On Semiconductor Trading Ltd | Semiconductor device, and method of manufacturing the same |
-
1987
- 1987-03-04 JP JP62047676A patent/JPH0736436B2/en not_active Expired - Fee Related
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07335680A (en) * | 1994-06-14 | 1995-12-22 | Fujitsu Ltd | CIRCUIT BOARD, ITS MANUFACTURING METHOD, SEMICONDUCTOR DEVICE WIRE BONDING METHOD, AND SEMICONDUCTOR DEVICE SEALING METHOD |
JP2012015202A (en) * | 2010-06-29 | 2012-01-19 | On Semiconductor Trading Ltd | Semiconductor device, and method of manufacturing the same |
JP2012015203A (en) * | 2010-06-29 | 2012-01-19 | On Semiconductor Trading Ltd | Semiconductor device, and method of manufacturing the same |
Also Published As
Publication number | Publication date |
---|---|
JPH0736436B2 (en) | 1995-04-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3935370B2 (en) | Bumped semiconductor element manufacturing method, semiconductor device and manufacturing method thereof, circuit board, and electronic device | |
US7314818B2 (en) | Semiconductor device and method of manufacturing the same, circuit board, and electronic equipment | |
KR100470897B1 (en) | Method for manufacturing dual die package | |
US6921016B2 (en) | Semiconductor device and method of manufacturing the same, circuit board, and electronic equipment | |
JP2972096B2 (en) | Resin-sealed semiconductor device | |
JPH0245969A (en) | Lead frame and semiconductor device consisting of lead frame therefor and manufacture thereof | |
JPH06302653A (en) | Semiconductor device | |
US6670706B2 (en) | Semiconductor device including a semiconductor pellet having bump electrodes connected to pad electrodes of an interconnect board and method for manufacturing same | |
JP2014513870A (en) | Waterfall wire bonding | |
JP4642047B2 (en) | Semiconductor device | |
JPS63215058A (en) | Insulator seal type semiconductor device | |
JPH10335368A (en) | Wire-bonding structure and semiconductor device | |
JPH0817870A (en) | Semiconductor device | |
JPH0525236Y2 (en) | ||
JPH0546271Y2 (en) | ||
JP2823000B2 (en) | Wire bonding method | |
JP2004221264A (en) | Semiconductor device and manufacturing method thereof | |
JP2532304B2 (en) | Wire bonding structure between the semiconductor chip and the substrate on which it is mounted | |
JP3174238B2 (en) | Semiconductor device and method of manufacturing the same | |
JPH0754841B2 (en) | Insulator-sealed circuit device | |
JP2986661B2 (en) | Method for manufacturing semiconductor device | |
JPH0525237Y2 (en) | ||
JPS62196839A (en) | Hybrid type semiconductor device | |
JPS6379331A (en) | wire bonding equipment | |
JPH0510362Y2 (en) |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees |